Home
last modified time | relevance | path

Searched refs:cntr_mask64 (Results 1 – 3 of 3) sorted by relevance

/linux/arch/x86/events/intel/
H A Dcore.c5874 u64 cntr_mask = hybrid(pmu, cntr_mask64); in intel_pmu_check_event_constraints_all()
5949 hybrid(pmu, cntr_mask64) = eax; in update_pmu_cap()
5995 intel_pmu_check_counters_mask(&pmu->cntr_mask64, &pmu->fixed_cntr_mask64, in intel_pmu_check_hybrid_pmus()
5997 pmu->pebs_events_mask = intel_pmu_pebs_mask(pmu->cntr_mask64); in intel_pmu_check_hybrid_pmus()
5999 __EVENT_CONSTRAINT(0, pmu->cntr_mask64, in intel_pmu_check_hybrid_pmus()
7440 pmu->cntr_mask64 = x86_pmu.cntr_mask64; in intel_pmu_init_hybrid()
7442 pmu->pebs_events_mask = intel_pmu_pebs_mask(pmu->cntr_mask64); in intel_pmu_init_hybrid()
7445 __EVENT_CONSTRAINT(0, pmu->cntr_mask64, in intel_pmu_init_hybrid()
7607 x86_pmu.cntr_mask64 = GENMASK_ULL(eax.split.num_counters - 1, 0); in intel_pmu_init()
7614 x86_pmu.pebs_events_mask = intel_pmu_pebs_mask(x86_pmu.cntr_mask64); in intel_pmu_init()
[all …]
/linux/arch/x86/events/
H A Dperf_event.h751 u64 cntr_mask64; member
864 u64 cntr_mask64; member
1323 return hweight64(hybrid(pmu, cntr_mask64)); in x86_pmu_num_counters()
1328 return fls64(hybrid(pmu, cntr_mask64)); in x86_pmu_max_num_counters()
H A Dcore.c207 u64 cntr_mask = x86_pmu.cntr_mask64; in get_possible_counter_mask()
214 cntr_mask |= x86_pmu.hybrid_pmu[i].cntr_mask64; in get_possible_counter_mask()
2125 pr_info("... generic bitmap: %016llx\n", hybrid(pmu, cntr_mask64)); in x86_pmu_show_pmu_cap()
2179 x86_pmu.intel_ctrl = x86_pmu.cntr_mask64; in init_hw_perf_events()
2188 __EVENT_CONSTRAINT(0, x86_pmu.cntr_mask64, in init_hw_perf_events()