Home
last modified time | relevance | path

Searched refs:closest_clk_lvl (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddcn314_fpu.c187 unsigned int i, closest_clk_lvl; in dcn314_update_bw_bounding_box_fpu() local
217 for (closest_clk_lvl = 0, j = dcn3_14_soc.num_states - 1; j >= 0; j--) { in dcn314_update_bw_bounding_box_fpu()
219 closest_clk_lvl = j; in dcn314_update_bw_bounding_box_fpu()
225 closest_clk_lvl = dcn3_14_soc.num_states - 1; in dcn314_update_bw_bounding_box_fpu()
233 clock_limits[i].dcfclk_mhz < dcn3_14_soc.clock_limits[closest_clk_lvl].dcfclk_mhz) { in dcn314_update_bw_bounding_box_fpu()
235 clock_limits[i].dcfclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].dcfclk_mhz; in dcn314_update_bw_bounding_box_fpu()
245 dcn3_14_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn314_update_bw_bounding_box_fpu()
248 dcn3_14_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn314_update_bw_bounding_box_fpu()
250 …clock_limits[i].dram_bw_per_chan_gbps = dcn3_14_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan… in dcn314_update_bw_bounding_box_fpu()
251 clock_limits[i].dscclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].dscclk_mhz; in dcn314_update_bw_bounding_box_fpu()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddcn31_fpu.c594 unsigned int i, closest_clk_lvl; in dcn31_update_bw_bounding_box() local
619 for (closest_clk_lvl = 0, j = dcn3_1_soc.num_states - 1; j >= 0; j--) { in dcn31_update_bw_bounding_box()
621 closest_clk_lvl = j; in dcn31_update_bw_bounding_box()
637 dcn3_1_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn31_update_bw_bounding_box()
640 dcn3_1_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn31_update_bw_bounding_box()
643 dcn3_1_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps; in dcn31_update_bw_bounding_box()
644 s[i].dscclk_mhz = dcn3_1_soc.clock_limits[closest_clk_lvl].dscclk_mhz; in dcn31_update_bw_bounding_box()
645 s[i].dtbclk_mhz = dcn3_1_soc.clock_limits[closest_clk_lvl].dtbclk_mhz; in dcn31_update_bw_bounding_box()
647 dcn3_1_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz; in dcn31_update_bw_bounding_box()
648 s[i].phyclk_mhz = dcn3_1_soc.clock_limits[closest_clk_lvl].phyclk_mhz; in dcn31_update_bw_bounding_box()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn35/
H A Ddcn35_fpu.c230 unsigned int i, closest_clk_lvl; in dcn35_update_bw_bounding_box_fpu() local
256 for (closest_clk_lvl = 0, j = dcn3_5_soc.num_states - 1; in dcn35_update_bw_bounding_box_fpu()
260 closest_clk_lvl = j; in dcn35_update_bw_bounding_box_fpu()
266 closest_clk_lvl = dcn3_5_soc.num_states - 1; in dcn35_update_bw_bounding_box_fpu()
275 dcn3_5_soc.clock_limits[closest_clk_lvl].dcfclk_mhz) { in dcn35_update_bw_bounding_box_fpu()
278 dcn3_5_soc.clock_limits[closest_clk_lvl].dcfclk_mhz; in dcn35_update_bw_bounding_box_fpu()
295 dcn3_5_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn35_update_bw_bounding_box_fpu()
299 dcn3_5_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn35_update_bw_bounding_box_fpu()
302 dcn3_5_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps; in dcn35_update_bw_bounding_box_fpu()
304 dcn3_5_soc.clock_limits[closest_clk_lvl].dscclk_mhz; in dcn35_update_bw_bounding_box_fpu()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn301/
H A Ddcn301_fpu.c328 unsigned int i, closest_clk_lvl; in dcn301_fpu_update_bw_bounding_box() local
343 for (closest_clk_lvl = 0, j = dcn3_01_soc.num_states - 1; j >= 0; j--) { in dcn301_fpu_update_bw_bounding_box()
345 closest_clk_lvl = j; in dcn301_fpu_update_bw_bounding_box()
356 s[i].dispclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn301_fpu_update_bw_bounding_box()
357 s[i].dppclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn301_fpu_update_bw_bounding_box()
359 dcn3_01_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps; in dcn301_fpu_update_bw_bounding_box()
360 s[i].dscclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dscclk_mhz; in dcn301_fpu_update_bw_bounding_box()
361 s[i].dtbclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dtbclk_mhz; in dcn301_fpu_update_bw_bounding_box()
363 dcn3_01_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz; in dcn301_fpu_update_bw_bounding_box()
364 s[i].phyclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].phyclk_mhz; in dcn301_fpu_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c2408 unsigned int i, closest_clk_lvl = 0, k = 0; in dcn21_update_bw_bounding_box() local
2423 for (closest_clk_lvl = 0, j = dcn2_1_soc.num_states - 1; j >= 0; j--) { in dcn21_update_bw_bounding_box()
2425 closest_clk_lvl = j; in dcn21_update_bw_bounding_box()
2440 s[k].dispclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn21_update_bw_bounding_box()
2441 s[k].dppclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn21_update_bw_bounding_box()
2443 dcn2_1_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps; in dcn21_update_bw_bounding_box()
2444 s[k].dscclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dscclk_mhz; in dcn21_update_bw_bounding_box()
2445 s[k].dtbclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].dtbclk_mhz; in dcn21_update_bw_bounding_box()
2446 s[k].phyclk_d18_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz; in dcn21_update_bw_bounding_box()
2447 s[k].phyclk_mhz = dcn2_1_soc.clock_limits[closest_clk_lvl].phyclk_mhz; in dcn21_update_bw_bounding_box()
[all …]