Home
last modified time | relevance | path

Searched refs:clock_bits (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/soc/fsl/qe/
H A Ducc.c125 u32 clock_bits = 0; in ucc_set_qe_mux_rxtx() local
140 case QE_BRG1: clock_bits = 1; break; in ucc_set_qe_mux_rxtx()
141 case QE_BRG2: clock_bits = 2; break; in ucc_set_qe_mux_rxtx()
142 case QE_BRG7: clock_bits = 3; break; in ucc_set_qe_mux_rxtx()
143 case QE_BRG8: clock_bits = 4; break; in ucc_set_qe_mux_rxtx()
144 case QE_CLK9: clock_bits = 5; break; in ucc_set_qe_mux_rxtx()
145 case QE_CLK10: clock_bits = 6; break; in ucc_set_qe_mux_rxtx()
146 case QE_CLK11: clock_bits = 7; break; in ucc_set_qe_mux_rxtx()
147 case QE_CLK12: clock_bits = 8; break; in ucc_set_qe_mux_rxtx()
148 case QE_CLK15: clock_bits = 9; break; in ucc_set_qe_mux_rxtx()
[all …]
/linux/sound/pci/echoaudio/
H A Dlayla20_dsp.c69 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
74 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
77 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
81 clock_bits |= ECHO_CLOCK_BIT_SUPER; in detect_input_clocks()
83 clock_bits |= ECHO_CLOCK_BIT_WORD; in detect_input_clocks()
86 return clock_bits; in detect_input_clocks()
H A Ddarla24_dsp.c60 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
66 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
69 clock_bits |= ECHO_CLOCK_BIT_ESYNC; in detect_input_clocks()
71 return clock_bits; in detect_input_clocks()
H A Dgina24_dsp.c85 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
91 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
94 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
97 clock_bits |= ECHO_CLOCK_BIT_ADAT; in detect_input_clocks()
100 clock_bits |= ECHO_CLOCK_BIT_ESYNC | ECHO_CLOCK_BIT_ESYNC96; in detect_input_clocks()
102 return clock_bits; in detect_input_clocks()
H A Dlayla24_dsp.c78 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
83 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
86 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
89 clock_bits |= ECHO_CLOCK_BIT_ADAT; in detect_input_clocks()
92 clock_bits |= ECHO_CLOCK_BIT_WORD; in detect_input_clocks()
94 return clock_bits; in detect_input_clocks()
H A Dmona_dsp.c78 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
84 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
87 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
90 clock_bits |= ECHO_CLOCK_BIT_ADAT; in detect_input_clocks()
93 clock_bits |= ECHO_CLOCK_BIT_WORD; in detect_input_clocks()
95 return clock_bits; in detect_input_clocks()
H A Dgina20_dsp.c67 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
73 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
76 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
78 return clock_bits; in detect_input_clocks()
H A Dmia_dsp.c70 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
76 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
79 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
81 return clock_bits; in detect_input_clocks()
H A Dechoaudio_3g.c179 u32 clocks_from_dsp, clock_bits; in detect_input_clocks() local
185 clock_bits = ECHO_CLOCK_BIT_INTERNAL; in detect_input_clocks()
188 clock_bits |= ECHO_CLOCK_BIT_WORD; in detect_input_clocks()
194 clock_bits |= ECHO_CLOCK_BIT_SPDIF; in detect_input_clocks()
198 clock_bits |= ECHO_CLOCK_BIT_ADAT; in detect_input_clocks()
202 return clock_bits; in detect_input_clocks()
/linux/drivers/gpu/drm/gma500/
H A Dintel_i2c.c47 u32 reserved = 0, clock_bits; in set_clock() local
55 clock_bits = GPIO_CLOCK_DIR_IN | GPIO_CLOCK_DIR_MASK; in set_clock()
57 clock_bits = GPIO_CLOCK_DIR_OUT | GPIO_CLOCK_DIR_MASK | in set_clock()
59 REG_WRITE(chan->reg, reserved | clock_bits); in set_clock()
H A Dintel_gmbus.c143 u32 clock_bits; in set_clock() local
146 clock_bits = GPIO_CLOCK_DIR_IN | GPIO_CLOCK_DIR_MASK; in set_clock()
148 clock_bits = GPIO_CLOCK_DIR_OUT | GPIO_CLOCK_DIR_MASK | in set_clock()
151 GMBUS_REG_WRITE(gpio->reg, reserved | clock_bits); in set_clock()
/linux/drivers/media/platform/verisilicon/
H A Dimx8m_vpu_hw.c45 static void imx8m_clk_enable(struct hantro_dev *vpu, u32 clock_bits) in imx8m_clk_enable() argument
50 val |= clock_bits; in imx8m_clk_enable()
/linux/drivers/gpu/drm/i915/display/
H A Dintel_gmbus.c290 u32 clock_bits; in set_clock() local
293 clock_bits = GPIO_CLOCK_DIR_IN | GPIO_CLOCK_DIR_MASK; in set_clock()
295 clock_bits = GPIO_CLOCK_DIR_OUT | GPIO_CLOCK_DIR_MASK | in set_clock()
298 intel_de_write_notrace(display, bus->gpio_reg, reserved | clock_bits); in set_clock()