Home
last modified time | relevance | path

Searched refs:clk_post (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy.c116 timing->shared_timings.clk_post = linear_inter(tmax, tmin, pcnt2, 0, in msm_dsi_dphy_timing_calc()
138 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc()
228 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v2()
252 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v2()
336 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v3()
362 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v3()
449 timing->shared_timings.clk_post = linear_inter(tmax, tmin, 5, 0, false); in msm_dsi_dphy_timing_calc_v4()
464 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v4()
503 timing->shared_timings.clk_post = linear_inter(tmax, tmin, 80, 0, false); in msm_dsi_cphy_timing_calc_v4()
510 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_cphy_timing_calc_v4()
H A Ddsi_phy_7nm.c1153 writel(timing->shared_timings.clk_post, in dsi_7nm_phy_enable()
1174 writel(timing->shared_timings.clk_post, in dsi_7nm_phy_enable()
/linux/drivers/phy/
H A Dphy-core-mipi-dphy.c40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_calc_config()
120 if (cfg->clk_post < (60000 + 52 * ui)) in phy_mipi_dphy_config_validate()
/linux/include/linux/phy/
H A Dphy-mipi-dphy.h36 unsigned int clk_post; member
/linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-dsidphy.c412 u32 hs_exit, clk_post, clk_pre, wakeup, lpx, ta_go, ta_sure, ta_wait; in inno_dsidphy_mipi_mode_enable() local
488 clk_post = DIV_ROUND_UP(cfg->clk_post, t_txbyteclkhs); in inno_dsidphy_mipi_mode_enable()
562 T_CLK_POST_CNT_HI(clk_post >> 4)); in inno_dsidphy_mipi_mode_enable()
564 T_CLK_POST_CNT_LO(clk_post)); in inno_dsidphy_mipi_mode_enable()
/linux/drivers/phy/amlogic/
H A Dphy-meson-axg-mipi-dphy.c249 (DIV_ROUND_UP(priv->config.clk_post + in phy_meson_axg_mipi_dphy_power_on()