Home
last modified time | relevance | path

Searched refs:clk_ctrl_reg (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_util.c541 const struct dpu_clk_ctrl_reg *clk_ctrl_reg, in dpu_hw_clk_force_ctrl() argument
547 reg_val = DPU_REG_READ(c, clk_ctrl_reg->reg_off); in dpu_hw_clk_force_ctrl()
550 new_val = reg_val | BIT(clk_ctrl_reg->bit_off); in dpu_hw_clk_force_ctrl()
552 new_val = reg_val & ~BIT(clk_ctrl_reg->bit_off); in dpu_hw_clk_force_ctrl()
554 DPU_REG_WRITE(c, clk_ctrl_reg->reg_off, new_val); in dpu_hw_clk_force_ctrl()
556 clk_forced_on = !(reg_val & BIT(clk_ctrl_reg->bit_off)); in dpu_hw_clk_force_ctrl()
H A Ddpu_hw_util.h372 const struct dpu_clk_ctrl_reg *clk_ctrl_reg,
/linux/drivers/hwmon/
H A Daspeed-pwm-tacho.c209 u32 clk_ctrl_reg; member
220 .clk_ctrl_reg = ASPEED_PTCR_CLK_CTRL,
229 .clk_ctrl_reg = ASPEED_PTCR_CLK_CTRL,
238 .clk_ctrl_reg = ASPEED_PTCR_CLK_CTRL_EXT,
398 regmap_update_bits(regmap, type_params[type].clk_ctrl_reg, in aspeed_set_pwm_clock_values()