Home
last modified time | relevance | path

Searched refs:chan_offset (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A Dcn10k.h29 int cn10k_sq_aq_init(void *dev, u16 qidx, u8 chan_offset, u16 sqb_aura);
H A Dotx2_common.h370 int (*sq_aq_init)(void *dev, u16 qidx, u8 chan_offset,
1045 int otx2_sq_aq_init(void *dev, u16 qidx, u8 chan_offset, u16 sqb_aura);
1046 int cn10k_sq_aq_init(void *dev, u16 qidx, u8 chan_offset, u16 sqb_aura);
H A Dotx2_common.c923 int otx2_sq_aq_init(void *dev, u16 qidx, u8 chan_offset, u16 sqb_aura) in otx2_sq_aq_init() argument
942 aq->sq.default_chan = pfvf->hw.tx_chan_base + chan_offset; in otx2_sq_aq_init()
965 u8 chan_offset; in otx2_sq_init() local
1039 chan_offset = qidx % pfvf->hw.tx_chan_cnt; in otx2_sq_init()
1040 err = pfvf->hw_ops->sq_aq_init(pfvf, qidx, chan_offset, sqb_aura); in otx2_sq_init()
/linux/drivers/dma/xilinx/
H A Dxilinx_dma.c1833 u32 status, ser_offset, chan_sermask, chan_offset = 0, chan_id; in xilinx_mcdma_irq_handler() local
1848 chan_offset = chan->xdev->dma_config->max_channels / 2; in xilinx_mcdma_irq_handler()
1850 chan_offset = chan_offset + (chan_id - 1); in xilinx_mcdma_irq_handler()
1851 chan = chan->xdev->chan[chan_offset]; in xilinx_mcdma_irq_handler()
/linux/drivers/edac/
H A Damd64_edac.c2378 u64 chan_addr, chan_offset; in f15_m30h_match_to_this_node() local
2438 chan_offset = dhar_offset; in f15_m30h_match_to_this_node()
2440 chan_offset = dct_base << 27; in f15_m30h_match_to_this_node()
2442 chan_addr = sys_addr - chan_offset; in f15_m30h_match_to_this_node()
/linux/drivers/scsi/
H A Dmyrs.c1781 unsigned int chan_offset = in myrs_translate_ldev() local
1784 ldev_num = sdev->id + chan_offset * sdev->host->max_id; in myrs_translate_ldev()