Home
last modified time | relevance | path

Searched refs:cfg_base (Results 1 – 9 of 9) sorted by relevance

/linux/arch/mips/pci/
H A Dops-lantiq.c29 unsigned long cfg_base; in ltq_pci_config_access() local
41 cfg_base = (unsigned long) ltq_pci_mapped_cfg; in ltq_pci_config_access()
42 cfg_base |= (bus->number << LTQ_PCI_CFG_BUSNUM_SHF) | (devfn << in ltq_pci_config_access()
47 ltq_w32(swab32(*data), ((u32 *)cfg_base)); in ltq_pci_config_access()
49 *data = ltq_r32(((u32 *)(cfg_base))); in ltq_pci_config_access()
55 cfg_base = (unsigned long) ltq_pci_mapped_cfg; in ltq_pci_config_access()
56 cfg_base |= (0x0 << LTQ_PCI_CFG_FUNNUM_SHF) + 4; in ltq_pci_config_access()
57 temp = ltq_r32(((u32 *)(cfg_base))); in ltq_pci_config_access()
59 cfg_base = (unsigned long) ltq_pci_mapped_cfg; in ltq_pci_config_access()
60 cfg_base |= (0x68 << LTQ_PCI_CFG_FUNNUM_SHF) + 4; in ltq_pci_config_access()
[all …]
H A Dpci-ar71xx.c49 void __iomem *cfg_base; member
109 void __iomem *base = apc->cfg_base; in ar71xx_pci_check_error()
147 void __iomem *base = apc->cfg_base; in ar71xx_pci_local_write()
164 void __iomem *base = apc->cfg_base; in ar71xx_pci_set_cfgaddr()
180 void __iomem *base = apc->cfg_base; in ar71xx_pci_read_config()
204 void __iomem *base = apc->cfg_base; in ar71xx_pci_write_config()
339 apc->cfg_base = devm_platform_ioremap_resource_byname(pdev, in ar71xx_pci_probe()
341 if (IS_ERR(apc->cfg_base)) in ar71xx_pci_probe()
342 return PTR_ERR(apc->cfg_base); in ar71xx_pci_probe()
H A Dpci-alchemy.c105 unsigned long offset, status, cfg_base, flags, entryLo0, entryLo1, r; in config_access() local
130 cfg_base = (1 << device) << 11; in config_access()
132 cfg_base = 0x80000000 | (bus->number << 16) | (device << 11); in config_access()
137 offset |= cfg_base & ~PAGE_MASK; in config_access()
140 cfg_base = cfg_base & PAGE_MASK; in config_access()
145 entryLo0 = (6 << 26) | (cfg_base >> 6) | (2 << 3) | 7; in config_access()
146 entryLo1 = (6 << 26) | (cfg_base >> 6) | (0x1000 >> 6) | (2 << 3) | 7; in config_access()
/linux/drivers/perf/
H A Dalibaba_uncore_drw_pmu.c94 void __iomem *cfg_base; member
286 cycle_high = readl(drw_pmu->cfg_base + ALI_DRW_PMU_CYCLE_CNT_HIGH); in ali_drw_pmu_read_counter()
288 cycle_low = readl(drw_pmu->cfg_base + ALI_DRW_PMU_CYCLE_CNT_LOW); in ali_drw_pmu_read_counter()
293 return readl(drw_pmu->cfg_base + in ali_drw_pmu_read_counter()
323 drw_pmu->cfg_base + ALI_DRW_PMU_TEST_CTRL); in ali_drw_pmu_event_set_period()
327 writel(pre_val, drw_pmu->cfg_base + ALI_DRW_PMU_CNT_PRELOAD); in ali_drw_pmu_event_set_period()
331 writel(0x0, drw_pmu->cfg_base + ALI_DRW_PMU_TEST_CTRL); in ali_drw_pmu_event_set_period()
341 val = readl(drw_pmu->cfg_base + reg); in ali_drw_pmu_enable_counter()
349 writel(val, drw_pmu->cfg_base + reg); in ali_drw_pmu_enable_counter()
359 val = readl(drw_pmu->cfg_base + reg); in ali_drw_pmu_disable_counter()
[all …]
/linux/drivers/pci/controller/
H A Dpci-xgene.c65 void __iomem *cfg_base; member
106 return port->cfg_base + AXI_EP_CFG_ACCESS; in xgene_pcie_get_cfg_base()
108 return port->cfg_base; in xgene_pcie_get_cfg_base()
244 port->cfg_base = cfg->win; in xgene_pcie_ecam_init()
353 port->cfg_base = devm_ioremap_resource(dev, res); in xgene_pcie_map_reg()
354 if (IS_ERR(port->cfg_base)) in xgene_pcie_map_reg()
355 return PTR_ERR(port->cfg_base); in xgene_pcie_map_reg()
480 void __iomem *cfg_base = port->cfg_base; in xgene_pcie_setup_ib_reg() local
505 bar_addr = cfg_base + PCI_BASE_ADDRESS_0; in xgene_pcie_setup_ib_reg()
H A Dpcie-xilinx-dma-pl.c120 void __iomem *cfg_base; member
201 return port->cfg_base + PCIE_ECAM_OFFSET(bus->number, devfn, where); in xilinx_pl_dma_pcie_map_bus()
748 port->cfg_base = port->cfg->win; in xilinx_pl_dma_pcie_parse_dt()
/linux/include/linux/
H A Dpruss_driver.h97 void __iomem *cfg_base; member
/linux/drivers/net/ethernet/tehuti/
H A Dtn40.c37 u64 cfg_base; in tn40_fifo_alloc() local
57 cfg_base = lower_32_bits((f->da & TN40_TX_RX_CFG0_BASE) | fsz_type); in tn40_fifo_alloc()
58 tn40_write_reg(priv, reg_cfg0, cfg_base); in tn40_fifo_alloc()
/linux/drivers/net/usb/
H A Dsmsc75xx.c1531 int cfg_base = WUF_CFGX + filter * 4; in smsc75xx_write_wuff() local
1535 ret = smsc75xx_write_reg(dev, cfg_base, wuf_cfg); in smsc75xx_write_wuff()