Home
last modified time | relevance | path

Searched refs:cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_CNTL (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_2_3_offset.h10350 #define cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_CNTL … macro
H A Dnbio_4_3_0_offset.h15147 #define cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_CNTL … macro