Home
last modified time | relevance | path

Searched refs:cfgBIFPLR5_PCIE_LANE_13_EQUALIZATION_CNTL (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h3189 #define cfgBIFPLR5_PCIE_LANE_13_EQUALIZATION_CNTL … macro
H A Dnbio_7_2_0_offset.h3576 #define cfgBIFPLR5_PCIE_LANE_13_EQUALIZATION_CNTL … macro