Home
last modified time | relevance | path

Searched refs:cfgBIFPLR5_PCIE_DEV_SERIAL_NUM_DW1 (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h3153 #define cfgBIFPLR5_PCIE_DEV_SERIAL_NUM_DW1 macro
H A Dnbio_7_2_0_offset.h3540 #define cfgBIFPLR5_PCIE_DEV_SERIAL_NUM_DW1 macro