Home
last modified time | relevance | path

Searched refs:cfgBIFPLR5_LANE_0_EQUALIZATION_CNTL_16GT (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_7_0_offset.h3252 #define cfgBIFPLR5_LANE_0_EQUALIZATION_CNTL_16GT … macro
H A Dnbio_7_2_0_offset.h3639 #define cfgBIFPLR5_LANE_0_EQUALIZATION_CNTL_16GT … macro