Home
last modified time | relevance | path

Searched refs:cache_addr (Results 1 – 5 of 5) sorted by relevance

/linux/arch/sh/mm/
H A Dcache-sh2a.c39 static void sh2a_invalidate_line(unsigned long cache_addr, unsigned long v) in sh2a_invalidate_line() argument
43 __raw_writel((addr & CACHE_PHYSADDR_MASK), cache_addr | addr); in sh2a_invalidate_line()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_1.c786 uint64_t cache_addr; in vcn_v5_0_1_start_sriov() local
864 cache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset; in vcn_v5_0_1_start_sriov()
866 regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), lower_32_bits(cache_addr)); in vcn_v5_0_1_start_sriov()
868 regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), upper_32_bits(cache_addr)); in vcn_v5_0_1_start_sriov()
874 cache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset + in vcn_v5_0_1_start_sriov()
878 regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), lower_32_bits(cache_addr)); in vcn_v5_0_1_start_sriov()
881 regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH), upper_32_bits(cache_addr)); in vcn_v5_0_1_start_sriov()
H A Dvcn_v4_0_3.c994 uint64_t cache_addr; in vcn_v4_0_3_start_sriov() local
1072 cache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset; in vcn_v4_0_3_start_sriov()
1074 regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), lower_32_bits(cache_addr)); in vcn_v4_0_3_start_sriov()
1076 regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), upper_32_bits(cache_addr)); in vcn_v4_0_3_start_sriov()
1082 cache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset + in vcn_v4_0_3_start_sriov()
1086 regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), lower_32_bits(cache_addr)); in vcn_v4_0_3_start_sriov()
1089 regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH), upper_32_bits(cache_addr)); in vcn_v4_0_3_start_sriov()
H A Dvcn_v4_0.c1336 uint64_t cache_addr; in vcn_v4_0_start_sriov() local
1420 cache_addr = adev->vcn.inst[i].gpu_addr + offset; in vcn_v4_0_start_sriov()
1423 lower_32_bits(cache_addr)); in vcn_v4_0_start_sriov()
1426 upper_32_bits(cache_addr)); in vcn_v4_0_start_sriov()
1434 cache_addr = adev->vcn.inst[i].gpu_addr + offset + in vcn_v4_0_start_sriov()
1438 lower_32_bits(cache_addr)); in vcn_v4_0_start_sriov()
1441 upper_32_bits(cache_addr)); in vcn_v4_0_start_sriov()
H A Dvcn_v3_0.c1389 uint64_t cache_addr; in vcn_v3_0_start_sriov() local
1465 cache_addr = adev->vcn.inst[i].gpu_addr + offset; in vcn_v3_0_start_sriov()
1468 lower_32_bits(cache_addr)); in vcn_v3_0_start_sriov()
1471 upper_32_bits(cache_addr)); in vcn_v3_0_start_sriov()
1479 cache_addr = adev->vcn.inst[i].gpu_addr + offset + in vcn_v3_0_start_sriov()
1483 lower_32_bits(cache_addr)); in vcn_v3_0_start_sriov()
1486 upper_32_bits(cache_addr)); in vcn_v3_0_start_sriov()