Searched refs:bpp_x16 (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dsc/ |
| H A D | dc_dsc.c | 774 struct fixed31_32 bpp_x16; in compute_bpp_x16_from_target_bandwidth() local
781 bpp_x16 = dc_fixpt_mul_int(effective_bandwidth_in_kbps, 10); in compute_bpp_x16_from_target_bandwidth()
782 bpp_x16 = dc_fixpt_div_int(bpp_x16, timing->pix_clk_100hz); in compute_bpp_x16_from_target_bandwidth()
783 bpp_x16 = dc_fixpt_from_int(dc_fixpt_floor(dc_fixpt_mul_int(bpp_x16, bpp_increment_div))); in compute_bpp_x16_from_target_bandwidth()
784 bpp_x16 = dc_fixpt_div_int(bpp_x16, bpp_increment_div); in compute_bpp_x16_from_target_bandwidth()
785 bpp_x16 = dc_fixpt_mul_int(bpp_x16, 16); in compute_bpp_x16_from_target_bandwidth()
786 return dc_fixpt_floor(bpp_x16); in compute_bpp_x16_from_target_bandwidth()
1319 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp) in dc_dsc_stream_bandwidth_in_kbps() argument
1327 bpp = dc_fixpt_from_fraction(bpp_x16, 16); in dc_dsc_stream_bandwidth_in_kbps()
|
| /linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_mst_types.c | 938 params[i].timing->dsc_cfg.bits_per_pixel = vars[i + k].bpp_x16; in set_dsc_configs_from_fairness_vars()
1054 vars[next_index].bpp_x16 = bpp_x16_from_pbn(params[next_index], vars[next_index].pbn); in increase_dsc_bpp()
1075 vars[next_index].bpp_x16 = params[next_index].bw_range.max_target_bpp_x16; in increase_dsc_bpp()
1112 && vars[i + k].bpp_x16 == params[i].bw_range.max_target_bpp_x16 in try_disable_dsc()
1156 vars[next_index].bpp_x16 = 0; in try_disable_dsc()
1183 i, vars[i + k].dsc_enabled, vars[i + k].bpp_x16, vars[i + k].pbn); in log_dsc_params()
1283 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
1305 vars[i + k].bpp_x16 = params[i].bw_range.min_target_bpp_x16; in compute_mst_dsc_configs_for_link()
1313 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
|
| /linux/drivers/gpu/drm/amd/display/dc/ |
| H A D | dc_dsc.h | 91 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp);
|
| /linux/drivers/gpu/drm/i915/display/ |
| H A D | intel_dp.c | 414 int dsc_slice_count, int bpp_x16, unsigned long flags) in intel_dp_link_bw_overhead() argument
429 bpp_x16, in intel_dp_link_bw_overhead()
462 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16, in intel_dp_effective_data_rate() argument
465 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_clock * bpp_x16, bw_overhead), in intel_dp_effective_data_rate()
2232 bool intel_dp_dsc_valid_compressed_bpp(struct intel_dp *intel_dp, int bpp_x16) in intel_dp_dsc_valid_compressed_bpp() argument
2237 if (intel_dp->force_dsc_fractional_bpp_en && !fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_compressed_bpp()
2243 if (fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_compressed_bpp()
2246 return align_max_vesa_compressed_bpp_x16(bpp_x16) == bpp_x16; in intel_dp_dsc_valid_compressed_bpp()
2296 int bpp_x16; in dsc_compute_compressed_bpp() local
2314 for (bpp_x16 = max_bpp_x16; bpp_x16 >= min_bpp_x16; bpp_x16 -= bpp_step_x16) { in dsc_compute_compressed_bpp()
[all …]
|
| /linux/include/drm/display/ |
| H A D | drm_dp_helper.h | 1025 int bpp_x16, unsigned long flags);
1031 int bpp_x16, int symbol_size, bool is_mst);
|