Home
last modified time | relevance | path

Searched refs:bpp_x16 (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_link_bw.c442 int bpp_x16; in force_link_bpp_write() local
445 err = user_str_to_fxp_q4_nonneg(ubuf, len, &bpp_x16); in force_link_bpp_write()
455 if (bpp_x16 && in force_link_bpp_write()
456 (bpp_x16 < fxp_q4_from_int(min_bpp) || in force_link_bpp_write()
457 bpp_x16 > fxp_q4_from_int(intel_display_max_pipe_bpp(display)))) in force_link_bpp_write()
464 connector->link.force_bpp_x16 = bpp_x16; in force_link_bpp_write()
H A Dintel_dp_mst.c180 bool ssc, int dsc_slice_count, int bpp_x16) in intel_dp_mst_bw_overhead() argument
193 bpp_x16, in intel_dp_mst_bw_overhead()
199 int bpp_x16, in intel_dp_mst_compute_m_n() argument
206 intel_link_compute_m_n(bpp_x16, crtc_state->lane_count, in intel_dp_mst_compute_m_n()
215 static int intel_dp_mst_calc_pbn(int pixel_clock, int bpp_x16, int bw_overhead) in intel_dp_mst_calc_pbn() argument
218 intel_dp_effective_data_rate(pixel_clock, bpp_x16, bw_overhead); in intel_dp_mst_calc_pbn()
262 int bpp_x16, slots = -EINVAL; in intel_dp_mtp_tu_compute_config() local
326 for (bpp_x16 = max_bpp_x16; bpp_x16 >= min_bpp_x16; bpp_x16 -= bpp_step_x16) { in intel_dp_mtp_tu_compute_config()
330 drm_dbg_kms(display->drm, "Trying bpp " FXP_Q4_FMT "\n", FXP_Q4_ARGS(bpp_x16)); in intel_dp_mtp_tu_compute_config()
332 if (dsc && !intel_dp_dsc_valid_compressed_bpp(intel_dp, bpp_x16)) { in intel_dp_mtp_tu_compute_config()
[all …]
H A Dintel_dp.c385 int dsc_slice_count, int bpp_x16, unsigned long flags) in intel_dp_link_bw_overhead() argument
400 bpp_x16, in intel_dp_link_bw_overhead()
433 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16, in intel_dp_effective_data_rate() argument
436 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_clock * bpp_x16, bw_overhead), in intel_dp_effective_data_rate()
2156 bool intel_dp_dsc_valid_compressed_bpp(struct intel_dp *intel_dp, int bpp_x16) in intel_dp_dsc_valid_compressed_bpp() argument
2161 if (intel_dp->force_dsc_fractional_bpp_en && !fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_compressed_bpp()
2167 if (fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_compressed_bpp()
2170 return align_max_vesa_compressed_bpp_x16(bpp_x16) == bpp_x16; in intel_dp_dsc_valid_compressed_bpp()
2220 int bpp_x16; in dsc_compute_compressed_bpp() local
2249 for (bpp_x16 = max_bpp_x16; bpp_x16 >= min_bpp_x16; bpp_x16 -= bpp_step_x16) { in dsc_compute_compressed_bpp()
[all …]
/linux/drivers/gpu/drm/display/
H A Ddrm_dp_helper.c4735 int bpp_x16, int symbol_size, in drm_dp_link_data_symbol_cycles()
4738 int cycles = DIV_ROUND_UP(pixels * bpp_x16, 16 * symbol_size * lane_count); in drm_dp_link_data_symbol_cycles()
4749 * @bpp_x16: bits per pixel in .4 binary fixed format
4757 int bpp_x16, int symbol_size, bool is_mst) in drm_dp_link_symbol_cycles()
4763 bpp_x16, in drm_dp_link_symbol_cycles()
4780 * @bpp_x16: bits per pixel in .4 binary fixed point
4792 * - @bpp_x16 color depth
4802 int bpp_x16, unsigned long flags) in drm_dp_bw_overhead()
4809 if (lane_count == 0 || hactive == 0 || bpp_x16 == 0) { in drm_dp_bw_overhead()
4810 DRM_DEBUG_KMS("Invalid BW overhead params: lane_count %d, hactive %d, bpp_x16 " FXP_Q4_FM in drm_dp_bw_overhead()
4733 drm_dp_link_data_symbol_cycles(int lane_count,int pixels,int bpp_x16,int symbol_size,bool is_mst) drm_dp_link_data_symbol_cycles() argument
4755 drm_dp_link_symbol_cycles(int lane_count,int pixels,int dsc_slice_count,int bpp_x16,int symbol_size,bool is_mst) drm_dp_link_symbol_cycles() argument
4800 drm_dp_bw_overhead(int lane_count,int hactive,int dsc_slice_count,int bpp_x16,unsigned long flags) drm_dp_bw_overhead() argument
[all...]
/linux/include/drm/display/
H A Ddrm_dp_helper.h1027 int bpp_x16, unsigned long flags);
1033 int bpp_x16, int symbol_size, bool is_mst);