Searched refs:ast_set_index_reg_mask (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/gpu/drm/ast/ |
| H A D | ast_mode.c | 212 ast_set_index_reg_mask(ast, AST_IO_VGASRI, 0x01, 0x20, stdtable->seq[0]); in ast_set_std_reg() 219 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x11, 0x7f, 0x00); in ast_set_std_reg() 255 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x11, 0x7f, 0x00); in ast_set_crtc_reg() 260 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x00, 0x00, temp); in ast_set_crtc_reg() 265 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x01, 0x00, temp); in ast_set_crtc_reg() 270 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x02, 0x00, temp); in ast_set_crtc_reg() 277 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x03, 0xE0, (temp & 0x1f)); in ast_set_crtc_reg() 282 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x04, 0x00, temp); in ast_set_crtc_reg() 287 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x05, 0x60, (u8)((temp & 0x1f) | jreg05)); in ast_set_crtc_reg() 289 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xAC, 0x00, jregAC); in ast_set_crtc_reg() [all …]
|
| H A D | ast_dp501.c | 41 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9b, 0x00, sendack); in send_ack() 49 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9b, 0x00, sendack); in send_nack() 86 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9b, ~0x40, 0x40); in set_cmd_trigger() 91 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9b, ~0x40, 0x00); in clear_cmd_trigger() 118 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9a, 0x00, data); in ast_write_cmd() 138 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9a, 0x00, data); in ast_write_data() 172 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0x9a, 0x00, 0x00); 414 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xa3, 0xcf, 0x80); in ast_init_dvo() 442 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xa3, 0xcf, 0x00); in ast_init_analog()
|
| H A D | ast_dp.c | 101 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xe5, (u8)~AST_IO_VGACRE5_EDID_READ_DONE, 0x00); in ast_astdp_read_edid_block() 177 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xe5, (u8)~AST_IO_VGACRE5_EDID_READ_DONE, in ast_astdp_read_edid_block() 206 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xe5, in ast_dp_launch() 227 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xe3, (u8)~AST_IO_VGACRE3_DP_PHY_SLEEP, in ast_dp_set_phy_sleep() 279 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xe3, (u8)~AST_IO_VGACRE3_DP_VIDEO_ENABLE, in ast_dp_set_enable()
|
| H A D | ast_ddc.c | 49 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xb7, 0xf1, ujcrb7); in ast_ddc_algo_bit_data_setsda() 65 ast_set_index_reg_mask(ast, AST_IO_VGACRI, 0xb7, 0xf4, ujcrb7); in ast_ddc_algo_bit_data_setscl()
|
| H A D | ast_drv.h | 346 static inline void ast_set_index_reg_mask(struct ast_device *ast, u32 base, u8 index, in ast_set_index_reg_mask() function
|