Home
last modified time | relevance | path

Searched refs:amdgpu_get_soft_full_reset_mask (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v3_0.c136 amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec); in jpeg_v3_0_sw_init()
H A Djpeg_v5_3_0.c106 amdgpu_get_soft_full_reset_mask(&adev->jpeg.inst[0].ring_dec[0]); in jpeg_v5_3_0_sw_init()
H A Djpeg_v5_0_0.c124 amdgpu_get_soft_full_reset_mask(&adev->jpeg.inst[0].ring_dec[0]); in jpeg_v5_0_0_sw_init()
H A Djpeg_v2_0.c121 amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec); in jpeg_v2_0_sw_init()
H A Djpeg_v4_0_5.c178 amdgpu_get_soft_full_reset_mask(&adev->jpeg.inst[0].ring_dec[0]); in jpeg_v4_0_5_sw_init()
H A Djpeg_v2_5.c171 amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec); in jpeg_v2_5_sw_init()
H A Djpeg_v4_0.c147 amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec); in jpeg_v4_0_sw_init()
H A Djpeg_v5_0_2.c184 amdgpu_get_soft_full_reset_mask(&adev->jpeg.inst[0].ring_dec[0]); in jpeg_v5_0_2_sw_init()
H A Damdgpu_vpe.c409 amdgpu_get_soft_full_reset_mask(&adev->vpe.ring); in vpe_sw_init()
H A Djpeg_v5_0_1.c212 amdgpu_get_soft_full_reset_mask(&adev->jpeg.inst[0].ring_dec[0]); in jpeg_v5_0_1_sw_init()
H A Dvcn_v5_0_2.c147 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v5_0_2_sw_init()
H A Damdgpu.h1460 ssize_t amdgpu_get_soft_full_reset_mask(struct amdgpu_ring *ring);
H A Dvcn_v5_0_0.c189 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v5_0_0_sw_init()
H A Djpeg_v4_0_3.c220 amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec); in jpeg_v4_0_3_sw_init()
H A Dvcn_v4_0_5.c219 adev->vcn.supported_reset = amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v4_0_5_sw_init()
H A Dgfx_v6_0.c3172 amdgpu_get_soft_full_reset_mask(&adev->gfx.gfx_ring[0]); in gfx_v6_0_sw_init()
3174 amdgpu_get_soft_full_reset_mask(&adev->gfx.compute_ring[0]); in gfx_v6_0_sw_init()
H A Dsdma_v6_0.c1372 amdgpu_get_soft_full_reset_mask(&adev->sdma.instance[0].ring); in sdma_v6_0_sw_init()
H A Dvcn_v5_0_1.c121 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v5_0_1_late_init()
H A Dsdma_v7_0.c1357 amdgpu_get_soft_full_reset_mask(&adev->sdma.instance[0].ring); in sdma_v7_0_sw_init()
H A Dsdma_v7_1.c1344 amdgpu_get_soft_full_reset_mask(&adev->sdma.instance[0].ring); in sdma_v7_1_sw_init()
H A Dvcn_v4_0_3.c157 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v4_0_3_late_init()
H A Dvcn_v2_0.c219 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v2_0_sw_init()
H A Dvcn_v4_0.c241 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v4_0_sw_init()
H A Dvcn_v3_0.c295 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v3_0_sw_init()
H A Dvcn_v2_5.c387 amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v2_5_sw_init()

12