| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce/ |
| H A D | dce_hwseq.c | 104 uint32_t alpha_mode = 2; in dce_set_blender_mode() local
110 alpha_mode = 0; in dce_set_blender_mode()
115 alpha_mode = 0; in dce_set_blender_mode()
132 BLND_ALPHA_MODE, alpha_mode, in dce_set_blender_mode()
|
| /linux/drivers/gpu/drm/rockchip/ |
| H A D | rockchip_vop_reg.c | 130 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 18),
148 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 19),
218 .alpha_mode = VOP_REG(RK3036_DSP_CTRL0, 0x1, 19),
320 .alpha_mode = VOP_REG(PX30_WIN0_ALPHA_CTRL, 0x1, 1),
337 .alpha_mode = VOP_REG(PX30_WIN1_ALPHA_CTRL, 0x1, 1),
354 .alpha_mode = VOP_REG(PX30_WIN2_ALPHA_CTRL, 0x1, 1),
419 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 21),
438 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 22),
453 .alpha_mode = VOP_REG(RK3066_DSP_CTRL0, 0x1, 23),
544 .alpha_mode = VOP_REG(RK3188_DSP_CTRL0, 0x1, 18),
[all …]
|
| H A D | rockchip_drm_vop.h | 206 struct vop_reg alpha_mode; member
281 enum alpha_mode { enum
|
| H A D | rockchip_drm_vop2.c | 110 u32 alpha_mode:1; member
2366 alpha->src_color_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
2369 alpha->dst_color_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
2376 alpha->src_alpha_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
2381 alpha->dst_alpha_ctrl.bits.alpha_mode = ALPHA_STRAIGHT; in vop2_parse_alpha()
|
| H A D | rockchip_drm_vop.c | 1062 VOP_WIN_SET(vop, win, alpha_mode, ALPHA_PER_PIX); in vop_plane_atomic_update()
|
| /linux/drivers/gpu/drm/logicvc/ |
| H A D | logicvc_layer.c | 191 if (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_LAYER) { in logicvc_plane_atomic_update()
358 alpha = (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_PIXEL); in logicvc_layer_formats_lookup()
407 &config->alpha_mode); in logicvc_layer_config_parse()
537 if (layer->config.alpha_mode == LOGICVC_LAYER_ALPHA_LAYER) in logicvc_layer_init()
|
| H A D | logicvc_layer.h | 29 u32 alpha_mode; member
|
| /linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| H A D | mpc.h | 135 enum mpcc_alpha_blend_mode alpha_mode; member
292 uint32_t alpha_mode; member
|
| /linux/drivers/gpu/drm/amd/display/dc/mpc/dcn10/ |
| H A D | dcn10_mpc.c | 85 MPCC_ALPHA_BLND_MODE, blnd_cfg->alpha_mode, in mpc1_update_blending()
469 MPCC_ALPHA_BLND_MODE, &s->alpha_mode, in mpc1_read_mpcc_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/mpc/dcn20/ |
| H A D | dcn20_mpc.c | 58 MPCC_ALPHA_BLND_MODE, blnd_cfg->alpha_mode, in mpc2_update_blending()
554 MPCC_ALPHA_BLND_MODE, &s->alpha_mode, in mpc2_read_mpcc_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn201/ |
| H A D | dcn201_hwseq.c | 446 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; in dcn201_update_mpcc()
448 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; in dcn201_update_mpcc()
|
| /linux/drivers/video/fbdev/ |
| H A D | au1200fb.c | 116 unsigned int alpha_mode; member
1313 val |= ((pdata->alpha_mode << 1) & LCD_WINCTRL0_AEN); in set_window()
1399 pdata->alpha_mode = (lcd->window[plane].winctrl0 & LCD_WINCTRL0_AEN) >> 1; in get_window()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| H A D | dcn20_hwseq.c | 165 s.mode, s.alpha_mode, s.pre_multiplied_alpha, s.overlap_only, in dcn20_log_color_state()
2930 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN; in dcn20_update_mpcc()
2933 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; in dcn20_update_mpcc()
2937 blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; in dcn20_update_mpcc()
|
| /linux/drivers/media/pci/ivtv/ |
| H A D | ivtv-ioctl.c | 1527 static const char * const alpha_mode[4] = { in ivtv_log_status() local
1562 alpha_mode[(data[0] >> 1) & 0x3], in ivtv_log_status()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn30/ |
| H A D | dcn30_hwseq.c | 182 s.mode, s.alpha_mode, s.pre_multiplied_alpha, s.overlap_only, in dcn30_log_color_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/mpc/dcn30/ |
| H A D | dcn30_mpc.c | 1483 MPCC_ALPHA_BLND_MODE, &s->alpha_mode, in mpc3_read_mpcc_state()
|