Home
last modified time | relevance | path

Searched refs:alpha_en (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/
H A Ddcn401_dpp.c65 uint32_t alpha_en = 1; in dpp401_dpp_setup() local
94 alpha_en = 0; in dpp401_dpp_setup()
142 alpha_en = 0; in dpp401_dpp_setup()
146 alpha_en = 0; in dpp401_dpp_setup()
170 alpha_en = 0; in dpp401_dpp_setup()
174 alpha_en = 0; in dpp401_dpp_setup()
193 REG_UPDATE(FORMAT_CONTROL, FORMAT_CONTROL__ALPHA_EN, alpha_en); in dpp401_dpp_setup()
347 if (scl_data->lb_params.alpha_en in dscl401_calc_lb_num_partitions()
359 bool alpha_en, in dscl401_spl_calc_lb_num_partitions() argument
422 if (alpha_en && (num_partitions_a < *num_part_y)) in dscl401_spl_calc_lb_num_partitions()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.c107 uint32_t alpha_en = 1; in dpp2_cnv_setup() local
135 alpha_en = 0; in dpp2_cnv_setup()
187 alpha_en = 0; in dpp2_cnv_setup()
191 alpha_en = 0; in dpp2_cnv_setup()
207 alpha_en = 0; in dpp2_cnv_setup()
211 alpha_en = 0; in dpp2_cnv_setup()
229 REG_UPDATE(FORMAT_CONTROL, FORMAT_CONTROL__ALPHA_EN, alpha_en); in dpp2_cnv_setup()
306 if (scl_data->lb_params.alpha_en in dscl2_calc_lb_num_partitions()
437 bool alpha_en, in dscl2_spl_calc_lb_num_partitions() argument
483 if (alpha_en in dscl2_spl_calc_lb_num_partitions()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn201/
H A Ddcn201_dpp.c54 uint32_t alpha_en = 1; in dpp201_cnv_setup() local
82 alpha_en = 0; in dpp201_cnv_setup()
133 alpha_en = 0; in dpp201_cnv_setup()
137 alpha_en = 0; in dpp201_cnv_setup()
153 alpha_en = 0; in dpp201_cnv_setup()
157 alpha_en = 0; in dpp201_cnv_setup()
175 REG_UPDATE(FORMAT_CONTROL, FORMAT_CONTROL__ALPHA_EN, alpha_en); in dpp201_cnv_setup()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp_dscl.c199 LB_DATA_FORMAT__ALPHA_EN, lb_params->alpha_en); /* Alpha enable */ in dpp1_dscl_set_lb()
204 LB_DATA_FORMAT__ALPHA_EN, lb_params->alpha_en); /* Alpha enable */ in dpp1_dscl_set_lb()
439 if (scl_data->lb_params.alpha_en in dpp1_dscl_calc_lb_num_partitions()
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/
H A Ddcn30_dpp.c230 uint32_t alpha_en = 1; in dpp3_cnv_setup() local
260 alpha_en = 0; in dpp3_cnv_setup()
312 alpha_en = 0; in dpp3_cnv_setup()
316 alpha_en = 0; in dpp3_cnv_setup()
340 alpha_en = 0; in dpp3_cnv_setup()
344 alpha_en = 0; in dpp3_cnv_setup()
363 REG_UPDATE(FORMAT_CONTROL, FORMAT_CONTROL__ALPHA_EN, alpha_en); in dpp3_cnv_setup()
/linux/drivers/gpu/drm/rockchip/
H A Drockchip_drm_vop.h207 struct vop_reg alpha_en; member
H A Drockchip_drm_vop.c1062 VOP_WIN_SET(vop, win, alpha_en, 1); in vop_plane_atomic_update()
1065 VOP_WIN_SET(vop, win, alpha_en, 0); in vop_plane_atomic_update()
H A Drockchip_vop2_reg.c34 u32 alpha_en:1; member
1827 alpha->src_color_ctrl.bits.alpha_en = 1; in vop2_parse_alpha()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_transform.c489 REG_UPDATE(LB_DATA_FORMAT, ALPHA_EN, data->lb_params.alpha_en); in dce_transform_set_scaler()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1700 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != NULL; in dce110_apply_single_controller_ctx_to_hw()
2951 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != NULL; in dce110_program_front_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_resource.c1529 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = plane_state->per_pixel_alpha; in resource_build_scaling_params()
1571 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = plane_state->per_pixel_alpha; in resource_build_scaling_params()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c1763 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->plane_state->per_pixel_alpha; in dcn20_update_dchubp_dpp()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c2970 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = per_pixel_alpha; in update_scaler()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c3667 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->plane_state->per_pixel_alpha; in dcn401_update_dchubp_dpp_sequence()