Home
last modified time | relevance | path

Searched refs:_idx (Results 1 – 25 of 45) sorted by relevance

12

/linux/drivers/dpll/zl3073x/
H A Dregs.h59 #define ZL_REG_IDX(_idx, _page, _offset, _size, _items, _stride) \ argument
61 (_offset) + (_idx) * (_stride)) | \
99 #define ZL_REG_REF_MON_STATUS(_idx) \ argument
100 ZL_REG_IDX(_idx, 2, 0x02, 1, ZL3073X_NUM_REFS, 1)
103 #define ZL_REG_DPLL_MON_STATUS(_idx) \ argument
104 ZL_REG_IDX(_idx, 2, 0x10, 1, ZL3073X_MAX_CHANNELS, 1)
111 #define ZL_REG_DPLL_REFSEL_STATUS(_idx) \ argument
112 ZL_REG_IDX(_idx, 2, 0x30, 1, ZL3073X_MAX_CHANNELS, 1)
117 #define ZL_REG_REF_FREQ(_idx) \ argument
118 ZL_REG_IDX(_idx, 2, 0x44, 4, ZL3073X_NUM_REFS, 4)
[all …]
/linux/include/linux/
H A Dgeneric-radix-tree.h182 #define __genradix_idx_to_offset(_radix, _idx) \ argument
183 __idx_to_offset(_idx, __genradix_obj_size(_radix))
204 #define genradix_ptr_inlined(_radix, _idx) \ argument
207 __genradix_idx_to_offset(_radix, _idx)))
218 #define genradix_ptr(_radix, _idx) \ argument
221 __genradix_idx_to_offset(_radix, _idx)))
226 #define genradix_ptr_alloc_inlined(_radix, _idx, _gfp) \ argument
229 __genradix_idx_to_offset(_radix, _idx)) ?: \
231 __genradix_idx_to_offset(_radix, _idx), \
234 #define genradix_ptr_alloc_preallocated_inlined(_radix, _idx, _new_node, _gfp)\ argument
[all …]
H A Dmroute_base.h104 #define VIF_EXISTS(_mrt, _idx) (!!rcu_access_pointer((_mrt)->vif_table[_idx].dev)) argument
/linux/drivers/net/ethernet/intel/ice/
H A Dice_ptp.h194 #define GLTSYN_AUX_OUT(_chan, _idx) (GLTSYN_AUX_OUT_0(_idx) + ((_chan) * 8)) argument
195 #define GLTSYN_AUX_IN(_chan, _idx) (GLTSYN_AUX_IN_0(_idx) + ((_chan) * 8)) argument
196 #define GLTSYN_CLKO(_chan, _idx) (GLTSYN_CLKO_0(_idx) + ((_chan) * 8)) argument
197 #define GLTSYN_TGT_L(_chan, _idx) (GLTSYN_TGT_L_0(_idx) + ((_chan) * 16)) argument
198 #define GLTSYN_TGT_H(_chan, _idx) (GLTSYN_TGT_H_0(_idx) + ((_chan) * 16)) argument
199 #define GLTSYN_EVNT_L(_chan, _idx) (GLTSYN_EVNT_L_0(_idx) + ((_chan) * 16)) argument
200 #define GLTSYN_EVNT_H(_chan, _idx) (GLTSYN_EVNT_H_0(_idx) + ((_chan) * 16)) argument
/linux/tools/perf/tests/
H A Dfdarray.c102 #define FDA_CHECK(_idx, _fd, _revents) \ in test__fdarray__add() argument
103 if (fda->entries[_idx].fd != _fd) { \ in test__fdarray__add()
105 __LINE__, _idx, fda->entries[1].fd, _fd); \ in test__fdarray__add()
108 if (fda->entries[_idx].events != (_revents)) { \ in test__fdarray__add()
110 __LINE__, _idx, fda->entries[_idx].fd, _revents); \ in test__fdarray__add()
114 #define FDA_ADD(_idx, _fd, _revents, _nr) \ in test__fdarray__add() argument
125 FDA_CHECK(_idx, _fd, _revents) in test__fdarray__add()
/linux/drivers/clk/uniphier/
H A Dclk-uniphier.h69 #define UNIPHIER_CLK_CPUGEAR(_name, _idx, _regbase, _mask, \ argument
74 .idx = (_idx), \
83 #define UNIPHIER_CLK_FACTOR(_name, _idx, _parent, _mult, _div) \ argument
87 .idx = (_idx), \
95 #define UNIPHIER_CLK_GATE(_name, _idx, _parent, _reg, _bit) \ argument
99 .idx = (_idx), \
H A Dclk-uniphier-mio.c21 #define UNIPHIER_MIO_CLK_SD(_idx, ch) \ argument
61 UNIPHIER_CLK_GATE("sd" #ch, (_idx), "sd" #ch "-sel", 0x20 + 0x200 * (ch), 8)
/linux/drivers/clk/starfive/
H A Dclk-starfive-jh7110-pll.c111 #define _JH7110_PLL(_idx, _name, _presets) \ argument
112 [_idx] = { \
117 .pd = JH7110_PLL##_idx##_PD_OFFSET, \
118 .fbdiv = JH7110_PLL##_idx##_FBDIV_OFFSET, \
119 .frac = JH7110_PLL##_idx##_FRAC_OFFSET, \
120 .prediv = JH7110_PLL##_idx##_PREDIV_OFFSET, \
123 .dacpd = JH7110_PLL##_idx##_DACPD_MASK, \
124 .dsmpd = JH7110_PLL##_idx##_DSMPD_MASK, \
125 .fbdiv = JH7110_PLL##_idx##_FBDIV_MASK, \
128 .dacpd = JH7110_PLL##_idx##_DACPD_SHIFT, \
[all …]
/linux/tools/testing/selftests/kvm/include/x86/
H A Dpmu.h47 #define FIXED_PMC_GLOBAL_CTRL_ENABLE(_idx) BIT_ULL((32 + (_idx))) argument
54 #define FIXED_PMC_CTRL(_idx, _val) ((_val) << ((_idx) * FIXED_PMC_NR_BITS)) argument
/linux/drivers/usb/gadget/udc/
H A Dpxa27x_udc.h263 #define PXA_EP_DEF(_idx, _addr, dir, _type, maxpkt, _config, iface, altset) \ argument
266 .name = "ep" #_idx, \
267 .idx = _idx, .enabled = 0, \
272 #define PXA_EP_BULK(_idx, addr, dir, config, iface, alt) \ argument
273 PXA_EP_DEF(_idx, addr, dir, USB_ENDPOINT_XFER_BULK, BULK_FIFO_SIZE, \
275 #define PXA_EP_ISO(_idx, addr, dir, config, iface, alt) \ argument
276 PXA_EP_DEF(_idx, addr, dir, USB_ENDPOINT_XFER_ISOC, ISO_FIFO_SIZE, \
278 #define PXA_EP_INT(_idx, addr, dir, config, iface, alt) \ argument
279 PXA_EP_DEF(_idx, addr, dir, USB_ENDPOINT_XFER_INT, INT_FIFO_SIZE, \
/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dregs.h592 #define MT_SKEY_0(_bss, _idx) \ argument
593 (MT_SKEY_BASE_0 + (4 * (_bss) + _idx) * 32)
594 #define MT_SKEY_1(_bss, _idx) \ argument
595 (MT_SKEY_BASE_1 + (4 * ((_bss) & 7) + _idx) * 32)
596 #define MT_SKEY(_bss, _idx) \ argument
597 ((_bss & 8) ? MT_SKEY_1(_bss, _idx) : MT_SKEY_0(_bss, _idx))
608 #define MT_SKEY_MODE_SHIFT(_bss, _idx) (4 * ((_idx) + 4 * (_bss & 1))) argument
H A Dinit.c465 #define CHAN2G(_idx, _freq) { \ argument
468 .hw_value = (_idx), \
489 #define CCK_RATE(_idx, _rate) { \ argument
492 .hw_value = (MT_PHY_TYPE_CCK << 8) | _idx, \
493 .hw_value_short = (MT_PHY_TYPE_CCK << 8) | (8 + _idx), \
496 #define OFDM_RATE(_idx, _rate) { \ argument
498 .hw_value = (MT_PHY_TYPE_OFDM << 8) | _idx, \
499 .hw_value_short = (MT_PHY_TYPE_OFDM << 8) | _idx, \
/linux/drivers/net/wireless/ath/ath9k/
H A Dcommon-init.c22 #define CHAN2G(_freq, _idx) { \ argument
25 .hw_value = (_idx), \
29 #define CHAN5G(_freq, _idx) { \ argument
32 .hw_value = (_idx), \
/linux/drivers/clk/tegra/
H A Dclk-tegra-periph.c136 _clk_num, _gate_flags, _clk_id, _parents##_idx, 0,\
143 _clk_num, _gate_flags, _clk_id, _parents##_idx, flags,\
150 _clk_num, _gate_flags, _clk_id, _parents##_idx, 0,\
157 _parents##_idx, 0, _lock)
163 _parents##_idx, 0, NULL)
170 _clk_id, _parents##_idx, 0, NULL)
177 _clk_id, _parents##_idx, flags, NULL)
184 _clk_id, _parents##_idx, 0, NULL)
191 _parents##_idx, 0, NULL)
198 _parents##_idx, 0, NULL)
[all …]
/linux/drivers/iio/adc/
H A Dad4030.c241 #define AD4030_CHAN_CMO(_idx, _ch) { \ argument
247 .channel = ((_idx) - (_ch)) * 2 + (_ch), \
248 .scan_index = (_idx), \
263 #define __AD4030_CHAN_DIFF(_idx, _scan_type, _offload, _pga) { \ argument
278 .address = (_idx), \
279 .channel = (_idx) * 2, \
280 .channel2 = (_idx) * 2 + 1, \
281 .scan_index = (_idx), \
288 #define AD4030_CHAN_DIFF(_idx, _scan_type) \ argument
289 __AD4030_CHAN_DIFF(_idx, _scan_type, 0, 0)
[all …]
H A Dmt6360-adc.c227 #define MT6360_ADC_CHAN(_idx, _type) { \ argument
229 .channel = MT6360_CHAN_##_idx, \
230 .scan_index = MT6360_CHAN_##_idx, \
231 .datasheet_name = #_idx, \
H A Dmt6370-adc.c262 #define MT6370_ADC_CHAN(_idx, _type, _addr, _extra_info) { \ argument
264 .channel = MT6370_CHAN_##_idx, \
266 .scan_index = MT6370_CHAN_##_idx, \
H A Dlpc18xx_adc.c50 #define LPC18XX_ADC_CHAN(_idx) { \ argument
53 .channel = _idx, \
H A Daspeed_adc.c151 #define ASPEED_CHAN(_idx, _data_reg_addr) { \ argument
154 .channel = (_idx), \
181 #define ASPEED_BAT_CHAN(_idx, _data_reg_addr) { \ argument
184 .channel = (_idx), \
/linux/include/xen/interface/io/
H A Dring.h193 #define RING_GET_REQUEST(_r, _idx) \ argument
194 (&((_r)->sring->ring[((_idx) & (RING_SIZE(_r) - 1))].req))
196 #define RING_GET_RESPONSE(_r, _idx) \ argument
197 (&((_r)->sring->ring[((_idx) & (RING_SIZE(_r) - 1))].rsp))
/linux/drivers/regulator/
H A Dmax77826-regulator.c135 #define MAX77826_BUCK(_idx, _id, _ops) \ argument
146 .enable_mask = BIT(_idx * 2 + 1), \
147 .vsel_reg = MAX77826_REG_BUCK_VOUT + _idx * 2, \
/linux/net/mac80211/
H A Drc80211_minstrel_ht.h65 #define MI_RATE(_group, _idx) \ argument
67 FIELD_PREP(MI_RATE_IDX_MASK, _idx))
/linux/fs/adfs/
H A Ddir_f.c58 #define bufoff(_bh,_idx) \ argument
59 ({ int _buf = _idx >> blocksize_bits; \
60 int _off = _idx - (_buf << blocksize_bits);\
/linux/tools/perf/ui/
H A Dhist.c694 #define HPP__COLOR_PRINT_FNS(_name, _fn, _idx) \ argument
704 .idx = PERF_HPP__ ## _idx, \
708 #define HPP__COLOR_ACC_PRINT_FNS(_name, _fn, _idx) \ argument
718 .idx = PERF_HPP__ ## _idx, \
722 #define HPP__PRINT_FNS(_name, _fn, _idx) \ argument
731 .idx = PERF_HPP__ ## _idx, \
/linux/drivers/misc/vmw_vmci/
H A Dvmci_doorbell.c27 #define VMCI_DOORBELL_HASH(_idx) hash_32(_idx, VMCI_DOORBELL_INDEX_BITS) argument

12