Searched refs:XSAVE (Results 1 – 9 of 9) sorted by relevance
/linux/arch/x86/kernel/fpu/ |
H A D | xstate.h | 81 #define XSAVE ".byte " REX_PREFIX "0x0f,0xae,0x27" macro 114 asm volatile("1: " ALTERNATIVE_3(XSAVE, \ 281 XSTATE_OP(XSAVE, buf, lmask, hmask, err); in xsave_to_user_sigframe()
|
/linux/Documentation/arch/x86/ |
H A D | xstate.rst | 21 must include an XSAVE buffer defined by the CPU. 24 because different CPUs have differently-sized XSAVE buffers. A compiled-in 144 configuration. Signal handlers can examine the XSAVE buffer's XSTATE_BV
|
H A D | cpuinfo.rst | 196 missing at runtime. For example, AVX flags will not show up if XSAVE feature 197 is disabled since they depend on XSAVE feature. Another example would be broken
|
H A D | sva.rst | 86 This MSR is managed with the XSAVE feature set as "supervisor state" to
|
/linux/Documentation/admin-guide/hw-vuln/ |
H A D | gather_data_sampling.rst | 66 If used, these options will disable AVX use by turning off XSAVE YMM support. 68 does not follow proper AVX enumeration to check both AVX *and* XSAVE YMM
|
/linux/tools/arch/x86/kcpuid/ |
H A D | cpuid.csv | 58 … 1, 0, ecx, 26, xsave , XSAVE (and related instructions) support 59 …1, 0, ecx, 27, osxsave , XSAVE (and related instructions) are enab… 347 … 0, eax, 9, xcr0_pkru , XCR0.PKRU (bit 9) supported (XSAVE PKRU reg) 352 …0xd, 0, ebx, 31:0, xsave_sz_xcr0_enabled , XSAVE/XRSTR area byte size, for XCR0 en… 353 …0xd, 0, ecx, 31:0, xsave_sz_max , XSAVE/XRSTR area max byte size, all CPU… 360 …0xd, 1, ebx, 31:0, xsave_sz_xcr0_xmms_enabled, XSAVE area size, all XCR0 and XMMS f… 434 … 1, ecx, 9, xfrm_pkru , Enclave XFRM.PKRU (bit 9) supported (XSAVE PKRU reg) 794 0x80000008, 0, ebx, 2, xsaveerptr , XSAVE/XRSTOR always saves/restore…
|
/linux/arch/x86/kvm/ |
H A D | cpuid.c | 637 0 /* Reserved*/ | F(AES) | F(XSAVE) | 0 /* OSXSAVE */ | F(AVX) | in kvm_set_cpu_caps()
|
/linux/tools/arch/x86/lib/ |
H A D | x86-opcode-map.txt | 1260 4: XSAVE | ptwrite Ey (F3),(11B)
|
/linux/arch/x86/kvm/vmx/ |
H A D | vmx.c | 7730 cr4_fixed1_update(X86_CR4_OSXSAVE, ecx, feature_bit(XSAVE)); in nested_vmx_cr_fixed1_bits_update()
|