Home
last modified time | relevance | path

Searched refs:XAXIDMA_TX_CR_OFFSET (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/net/ethernet/xilinx/
H A Dxilinx_axienet_main.c313 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, lp->tx_dma_cr); in axienet_dma_start()
321 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, lp->tx_dma_cr); in axienet_dma_start()
609 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, XAXIDMA_CR_RESET_MASK); in __axienet_device_reset()
613 XAXIDMA_TX_CR_OFFSET); in __axienet_device_reset()
672 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, cr); in axienet_dma_stop()
1027 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, lp->tx_dma_cr); in axienet_tx_poll()
1367 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, cr); in axienet_tx_irq()
1994 data[32] = axienet_dma_in32(lp, XAXIDMA_TX_CR_OFFSET); in axienet_ethtools_get_regs()
2156 u32 reg = axienet_dma_in32(lp, XAXIDMA_TX_CR_OFFSET); in axienet_update_coalesce_tx()
2163 axienet_dma_out32(lp, XAXIDMA_TX_CR_OFFSET, cr); in axienet_update_coalesce_tx()
H A Dxilinx_axienet.h76 #define XAXIDMA_TX_CR_OFFSET 0x00000000 /* Channel control */ macro