Home
last modified time | relevance | path

Searched refs:WatermarkRow (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu_helper.c728 table->WatermarkRow[1][i].MinClock = in smu_set_watermarks_for_clocks_ranges()
732 table->WatermarkRow[1][i].MaxClock = in smu_set_watermarks_for_clocks_ranges()
736 table->WatermarkRow[1][i].MinUclk = in smu_set_watermarks_for_clocks_ranges()
740 table->WatermarkRow[1][i].MaxUclk = in smu_set_watermarks_for_clocks_ranges()
744 table->WatermarkRow[1][i].WmSetting = (uint8_t) in smu_set_watermarks_for_clocks_ranges()
749 table->WatermarkRow[0][i].MinClock = in smu_set_watermarks_for_clocks_ranges()
753 table->WatermarkRow[0][i].MaxClock = in smu_set_watermarks_for_clocks_ranges()
757 table->WatermarkRow[0][i].MinUclk = in smu_set_watermarks_for_clocks_ranges()
761 table->WatermarkRow[0][i].MaxUclk = in smu_set_watermarks_for_clocks_ranges()
765 table->WatermarkRow[0][i].WmSetting = (uint8_t) in smu_set_watermarks_for_clocks_ranges()
H A Dsmu_helper.h46 struct watermark_row_generic_t WatermarkRow[2][4]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Ddcn301_smu.h77 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
131 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_clk_mgr.c342 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].MinClock = clk_mgr->base.bw_params->wm_table.nv_entr… in dcn3_notify_wm_ranges()
343 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].MaxClock = clk_mgr->base.bw_params->wm_table.nv_entr… in dcn3_notify_wm_ranges()
344 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].MinUclk = clk_mgr->base.bw_params->wm_table.nv_entri… in dcn3_notify_wm_ranges()
345 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].MaxUclk = clk_mgr->base.bw_params->wm_table.nv_entri… in dcn3_notify_wm_ranges()
346 table->Watermarks.WatermarkRow[WM_DCEFCLK][i].WmSetting = i; in dcn3_notify_wm_ranges()
347 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].Flags = clk_mgr->base.bw_params->wm_table.nv_entries… in dcn3_notify_wm_ranges()
H A Ddcn30_smu11_driver_if.h53 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_smu.h71 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
169 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.h74 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
231 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_smu14_driver_if.h43 WatermarkRowGeneric_t WatermarkRow[NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_smu13_driver_if.h42 WatermarkRowGeneric_t WatermarkRow[NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_0_ppt.c497 table->WatermarkRow[WM_DCFCLK][i].MinClock = in smu_v14_0_0_set_watermarks_table()
499 table->WatermarkRow[WM_DCFCLK][i].MaxClock = in smu_v14_0_0_set_watermarks_table()
501 table->WatermarkRow[WM_DCFCLK][i].MinMclk = in smu_v14_0_0_set_watermarks_table()
503 table->WatermarkRow[WM_DCFCLK][i].MaxMclk = in smu_v14_0_0_set_watermarks_table()
506 table->WatermarkRow[WM_DCFCLK][i].WmSetting = in smu_v14_0_0_set_watermarks_table()
511 table->WatermarkRow[WM_SOCCLK][i].MinClock = in smu_v14_0_0_set_watermarks_table()
513 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in smu_v14_0_0_set_watermarks_table()
515 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in smu_v14_0_0_set_watermarks_table()
517 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in smu_v14_0_0_set_watermarks_table()
520 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in smu_v14_0_0_set_watermarks_table()
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmu10_driver_if.h70 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu9_driver_if.h349 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu11_driver_if.h700 WatermarkRowGeneric_t WatermarkRow[WM_COUNT_PP][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.h72 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_5.h73 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu13_driver_if_yellow_carp.h72 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu12_driver_if.h73 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu13_driver_if_v13_0_4.h73 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu11_driver_if_vangogh.h72 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu11_driver_if_navi10.h1044 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
H A Dsmu13_driver_if_v13_0_0.h1513 WatermarkRowGeneric_t WatermarkRow[NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_smu.h90 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.h98 WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dnavi10_ppt.c2185 table->WatermarkRow[WM_DCEFCLK][i].MinClock = in navi10_set_watermarks_table()
2187 table->WatermarkRow[WM_DCEFCLK][i].MaxClock = in navi10_set_watermarks_table()
2189 table->WatermarkRow[WM_DCEFCLK][i].MinUclk = in navi10_set_watermarks_table()
2191 table->WatermarkRow[WM_DCEFCLK][i].MaxUclk = in navi10_set_watermarks_table()
2194 table->WatermarkRow[WM_DCEFCLK][i].WmSetting = in navi10_set_watermarks_table()
2199 table->WatermarkRow[WM_SOCCLK][i].MinClock = in navi10_set_watermarks_table()
2201 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in navi10_set_watermarks_table()
2203 table->WatermarkRow[WM_SOCCLK][i].MinUclk = in navi10_set_watermarks_table()
2205 table->WatermarkRow[WM_SOCCLK][i].MaxUclk = in navi10_set_watermarks_table()
2208 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in navi10_set_watermarks_table()
/linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h593 WatermarkRowGeneric_t WatermarkRow[WM_COUNT_PP][NUM_WM_RANGES]; member

12