Home
last modified time | relevance | path

Searched refs:WREG32_PLL_P (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dradeon_legacy_tv.c758 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
760 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVPLL_RESET, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
764 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
769 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~0xf); in radeon_legacy_tv_mode_set()
770 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVCLK_SRC_SEL_TVPLL, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
772 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, (1 << RADEON_TVPDC_SHIFT), ~RADEON_TVPDC_MASK); in radeon_legacy_tv_mode_set()
773 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_SLEEP); in radeon_legacy_tv_mode_set()
H A Dradeon_legacy_encoders.c121 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb); in radeon_legacy_lvds_update()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu.h1333 #define WREG32_PLL_P(reg, val, mask) \ macro