Home
last modified time | relevance | path

Searched refs:WB_0 (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_wb.c68 ot_params.num = hw_wb->idx - WB_0; in dpu_encoder_phys_wb_set_ot_limit()
113 qos_params.num = hw_wb->idx - WB_0; in dpu_encoder_phys_wb_set_qos_remap()
291 DPU_DEBUG("[wb:%d]\n", hw_wb->idx - WB_0); in _dpu_encoder_phys_wb_update_flush()
294 DPU_DEBUG("[wb:%d] no ctl assigned\n", hw_wb->idx - WB_0); in _dpu_encoder_phys_wb_update_flush()
314 hw_wb->idx - WB_0); in _dpu_encoder_phys_wb_update_flush()
332 hw_wb->idx - WB_0, mode.name, in dpu_encoder_phys_wb_setup()
363 DPU_DEBUG("[wb:%d]\n", hw_wb->idx - WB_0); in dpu_encoder_phys_wb_done_irq()
478 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_prepare_for_kickoff()
502 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_needs_single_flush()
513 DPU_DEBUG("[wb:%d]\n", phys_enc->hw_wb->idx - WB_0); in dpu_encoder_phys_wb_handle_post_kickoff()
[all …]
H A Ddpu_hw_mdss.h262 WB_0 = 1, enumerator
H A Ddpu_encoder.c442 phys_enc->hw_wb ? phys_enc->hw_wb->idx - WB_0 : -1, in dpu_encoder_helper_report_irq_timeout()
2368 phys_enc->hw_wb->idx - WB_0); in dpu_encoder_helper_phys_setup_cwb()
2507 phys->hw_wb ? phys->hw_wb->idx - WB_0 : -1, in _dpu_encoder_status_show()
H A Ddpu_rm.c125 rm->hw_wb[wb->id - WB_0] = hw; in dpu_rm_init()