Home
last modified time | relevance | path

Searched refs:VBlank (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h114 unsigned int VBlank; member
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h667 unsigned int VBlank,
H A Ddisplay_mode_vba_32.c780 v->dummy_vars.DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation.myPipe.VBlank = mode_lib->vba.VTotal[k] - mode_lib->vba.VActive[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3296 v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.myPipe.VBlank = mode_lib->vba.VTotal[k] - mode_lib->vba.VActive[k]; in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h125 unsigned int VBlank;
124 unsigned int VBlank; global() member
H A Ddml2_core_dcn4_calcs.c4861 unsigned int VBlank, in CalculateVUpdateAndDynamicMetadataParameters()
4886 *Tdmsks = VBlank * HTotal / PixelClock / 2.0; in get_urgent_bandwidth_required()
4895 DML_LOG_VERBOSE("DML::%s: VBlank = %u\n", __func__, VBlank); in get_urgent_bandwidth_required()
5228 p->myPipe->VBlank, in CalculatePrefetchSchedule()
7501 myPipe->VBlank = display_cfg->stream_descriptors[display_cfg->plane_descriptors[k].stream_index].timing.v_total - display_cfg->stream_descriptors[display_cfg->plane_descriptors[k].stream_index].timing.v_active; in dml_core_ms_prefetch_check()
11290 myPipe->VBlank = display_cfg->stream_descriptors[display_cfg->plane_descriptors[k].stream_index].timing.v_total - display_cfg->stream_descriptors[display_cfg->plane_descriptors[k].stream_index].timing.v_active; in dml_core_mode_programming()
4834 CalculateVUpdateAndDynamicMetadataParameters(unsigned int MaxInterDCNTileRepeaters,double Dppclk,double Dispclk,double DCFClkDeepSleep,double PixelClock,unsigned int HTotal,unsigned int VBlank,unsigned int DynamicMetadataTransmittedBytes,unsigned int DynamicMetadataLinesBeforeActiveRequired,unsigned int InterlaceEnable,bool ProgressiveToInterlaceUnitInOPP,double * TSetup,double * Tdmbf,double * Tdmec,double * Tdmsks,unsigned int * VUpdateOffsetPix,unsigned int * VUpdateWidthPix,unsigned int * VReadyOffsetPix) CalculateVUpdateAndDynamicMetadataParameters() argument
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core_structs.h466 dml_uint_t VBlank; member
H A Ddisplay_mode_core.c361 dml_uint_t VBlank,
1064 p->myPipe->VBlank, in CalculatePrefetchSchedule()
1862 dml_uint_t VBlank, in CalculateVUpdateAndDynamicMetadataParameters()
1887 *Tdmsks = VBlank * HTotal / PixelClock / 2.0; in CalculateVUpdateAndDynamicMetadataParameters()
1896 dml_print("DML::%s: VBlank = %u\n", __func__, VBlank); in CalculateVUpdateAndDynamicMetadataParameters()
6301 // 1 -> always reserve 1 line between start of VBlank to VStartup signal in dml_prefetch_check()
6487 myPipe->VBlank = mode_lib->ms.cache_display_cfg.timing.VTotal[k] - mode_lib->ms.cache_display_cfg.timing.VActive[k]; in dml_prefetch_check()
9093 myPipe->VBlank = mode_lib->ms.cache_display_cfg.timing.VTotal[k] - mode_lib->ms.cache_display_cfg.timing.VActive[k]; in dml_core_mode_programming()
1860 CalculateVUpdateAndDynamicMetadataParameters(dml_uint_t MaxInterDCNTileRepeaters,dml_float_t Dppclk,dml_float_t Dispclk,dml_float_t DCFClkDeepSleep,dml_float_t PixelClock,dml_uint_t HTotal,dml_uint_t VBlank,dml_uint_t DynamicMetadataTransmittedBytes,dml_uint_t DynamicMetadataLinesBeforeActiveRequired,dml_uint_t InterlaceEnable,dml_bool_t ProgressiveToInterlaceUnitInOPP,dml_float_t * TSetup,dml_float_t * Tdmbf,dml_float_t * Tdmec,dml_float_t * Tdmsks,dml_uint_t * VUpdateOffsetPix,dml_uint_t * VUpdateWidthPix,dml_uint_t * VReadyOffsetPix) CalculateVUpdateAndDynamicMetadataParameters() argument