Home
last modified time | relevance | path

Searched refs:UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_sh_mask.h2232 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h2227 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h3904 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h2999 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_5_0_0_sh_mask.h2476 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h2975 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h2941 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h2943 #define UVD_VCPU_INT_EN__NJ_PF_EN__SHIFT … macro