Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_5_0_sh_mask.h765 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK 0x40 macro
H A Duvd_6_0_sh_mask.h763 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK 0x40 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h514 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_2_5_sh_mask.h2145 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_2_0_0_sh_mask.h3271 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3816 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2890 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_5_0_0_sh_mask.h3499 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_4_0_5_sh_mask.h3809 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_4_0_0_sh_mask.h3943 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro
H A Dvcn_4_0_3_sh_mask.h3978 #define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK … macro