Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_5_0_sh_mask.h778 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT 0xc macro
H A Duvd_6_0_sh_mask.h776 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT 0xc macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h492 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_2_5_sh_mask.h2122 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h3248 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h3793 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h2864 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_5_0_0_sh_mask.h3473 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h3783 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h3917 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h3952 #define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK__SHIFT … macro