Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h476 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_2_5_sh_mask.h2105 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_2_0_0_sh_mask.h3231 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3776 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2841 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_5_0_0_sh_mask.h1163 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_4_0_5_sh_mask.h1354 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_4_0_0_sh_mask.h1358 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
H A Dvcn_4_0_3_sh_mask.h1358 #define UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c727 | UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK in vcn_v4_0_5_disable_clock_gating()
H A Dvcn_v2_0.c618 | UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v1_0.c591 | UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_5.c708 | UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c826 | UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK in vcn_v3_0_disable_clock_gating()