Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SIT_H264_MASK (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c672 UVD_SUVD_CGC_GATE__SIT_H264_MASK |
705 UVD_SUVD_CGC_GATE__SIT_H264_MASK |
1295 UVD_SUVD_CGC_GATE__SIT_H264_MASK | in uvd_v6_0_enable_clock_gating()
H A Dvcn_v4_0_5.c748 | UVD_SUVD_CGC_GATE__SIT_H264_MASK
H A Dvcn_v4_0_3.c690 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v4_0_3_disable_clock_gating_dpg_mode()
H A Dvcn_v1_0.c583 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_0.c610 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v2_5.c844 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v2_6_enable_ras()
H A Dvcn_v4_0.c821 | UVD_SUVD_CGC_GATE__SIT_H264_MASK
H A Dvcn_v3_0.c847 | UVD_SUVD_CGC_GATE__SIT_H264_MASK in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h233 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Duvd_5_0_sh_mask.h737 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x80 macro
H A Duvd_6_0_sh_mask.h739 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x80 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h461 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_2_5_sh_mask.h2090 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_2_0_0_sh_mask.h3216 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3761 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2826 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_5_0_0_sh_mask.h1148 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_4_0_5_sh_mask.h1339 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_4_0_0_sh_mask.h1343 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro
H A Dvcn_4_0_3_sh_mask.h1343 #define UVD_SUVD_CGC_GATE__SIT_H264_MASK … macro