Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SCM_H264_MASK (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c674 UVD_SUVD_CGC_GATE__SCM_H264_MASK |
707 UVD_SUVD_CGC_GATE__SCM_H264_MASK |
1297 UVD_SUVD_CGC_GATE__SCM_H264_MASK | in uvd_v6_0_enable_clock_gating()
H A Dvcn_v4_0_5.c750 | UVD_SUVD_CGC_GATE__SCM_H264_MASK
H A Dvcn_v4_0_3.c692 | UVD_SUVD_CGC_GATE__SCM_H264_MASK in vcn_v4_0_3_disable_clock_gating_dpg_mode()
H A Dvcn_v1_0.c585 | UVD_SUVD_CGC_GATE__SCM_H264_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_0.c612 | UVD_SUVD_CGC_GATE__SCM_H264_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v2_5.c846 | UVD_SUVD_CGC_GATE__SCM_H264_MASK in vcn_v2_6_enable_ras()
H A Dvcn_v4_0.c823 | UVD_SUVD_CGC_GATE__SCM_H264_MASK
H A Dvcn_v3_0.c849 | UVD_SUVD_CGC_GATE__SCM_H264_MASK in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h235 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Duvd_5_0_sh_mask.h741 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK 0x200 macro
H A Duvd_6_0_sh_mask.h743 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK 0x200 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h463 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_2_5_sh_mask.h2092 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_2_0_0_sh_mask.h3218 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3763 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2828 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_5_0_0_sh_mask.h1150 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_4_0_5_sh_mask.h1341 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_4_0_0_sh_mask.h1345 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro
H A Dvcn_4_0_3_sh_mask.h1345 #define UVD_SUVD_CGC_GATE__SCM_H264_MASK … macro