Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h261 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Duvd_5_0_sh_mask.h797 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK 0x40 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h553 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_2_5_sh_mask.h2186 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_2_0_0_sh_mask.h3312 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3857 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2943 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_5_0_0_sh_mask.h2404 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_4_0_5_sh_mask.h2903 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_4_0_0_sh_mask.h2871 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
H A Dvcn_4_0_3_sh_mask.h2871 #define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c739 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v4_0_5_disable_clock_gating()
855 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v4_0_5_enable_clock_gating()
H A Dvcn_v2_0.c630 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v2_0_disable_clock_gating()
739 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v1_0.c603 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v1_0_disable_clock_gating()
675 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Dvcn_v2_5.c720 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v2_5_disable_clock_gating()
830 | UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK in vcn_v2_5_enable_clock_gating()