Home
last modified time | relevance | path

Searched refs:UVD_SEMA_CMD__VMID__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h40 #define UVD_SEMA_CMD__VMID__SHIFT 0x8 macro
H A Duvd_4_2_sh_mask.h40 #define UVD_SEMA_CMD__VMID__SHIFT 0x8 macro
H A Duvd_4_0_sh_mask.h621 #define UVD_SEMA_CMD__VMID__SHIFT 0x00000008 macro
H A Duvd_5_0_sh_mask.h40 #define UVD_SEMA_CMD__VMID__SHIFT 0x8 macro
H A Duvd_6_0_sh_mask.h40 #define UVD_SEMA_CMD__VMID__SHIFT 0x8 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h296 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_2_5_sh_mask.h2955 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h3156 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h3287 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h4043 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h4147 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h4287 #define UVD_SEMA_CMD__VMID__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h4330 #define UVD_SEMA_CMD__VMID__SHIFT … macro