Home
last modified time | relevance | path

Searched refs:UVD_SEMA_CMD__REQ_CMD__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0 macro
H A Duvd_4_2_sh_mask.h32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0 macro
H A Duvd_4_0_sh_mask.h617 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x00000000 macro
H A Duvd_5_0_sh_mask.h32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0 macro
H A Duvd_6_0_sh_mask.h32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h292 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_2_5_sh_mask.h2951 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_2_0_0_sh_mask.h3152 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_2_6_0_sh_mask.h3283 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_3_0_0_sh_mask.h4039 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_4_0_5_sh_mask.h4143 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_4_0_0_sh_mask.h4283 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro
H A Dvcn_4_0_3_sh_mask.h4326 #define UVD_SEMA_CMD__REQ_CMD__SHIFT macro