Home
last modified time | relevance | path

Searched refs:UVD_POWER_STATUS__UVD_PG_MODE_MASK (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h37 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Duvd_5_0_sh_mask.h929 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
H A Duvd_6_0_sh_mask.h917 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_0.c674 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v5_0_0_start_dpg_mode()
931 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v5_0_0_stop_dpg_mode()
H A Dvcn_v4_0_5.c884 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v4_0_5_start_dpg_mode()
1199 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v4_0_5_stop_dpg_mode()
H A Dvcn_v4_0_3.c775 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v4_0_3_start_dpg_mode()
1286 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v4_0_3_stop_dpg_mode()
H A Dvcn_v2_0.c849 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_0_start_dpg_mode()
1172 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_0_stop_dpg_mode()
H A Dvcn_v4_0.c970 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v4_0_start_dpg_mode()
1536 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v4_0_stop_dpg_mode()
H A Dvcn_v1_0.c1017 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v1_0_start_dpg_mode()
1235 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v1_0_stop_dpg_mode()
H A Dvcn_v2_5.c878 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_5_start_dpg_mode()
1423 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_5_stop_dpg_mode()
H A Dvcn_v3_0.c998 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v3_0_start_dpg_mode()
1563 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v3_0_stop_dpg_mode()
H A Duvd_v6_0.c734 WREG32_P(mmUVD_POWER_STATUS, 0, ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v6_0_start()
H A Duvd_v7_0.c966 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v7_0_start()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h81 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h1521 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h1518 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h2959 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2055 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_5_0_0_sh_mask.h5352 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_4_0_5_sh_mask.h6175 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_4_0_0_sh_mask.h6348 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_4_0_3_sh_mask.h7152 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro