Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUXA1__VARA_5__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h609 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Duvd_3_1_sh_mask.h488 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0 macro
H A Duvd_4_2_sh_mask.h492 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0 macro
H A Duvd_4_0_sh_mask.h505 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x00000000 macro
H A Duvd_5_0_sh_mask.h524 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0 macro
H A Duvd_6_0_sh_mask.h526 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1116 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_2_5_sh_mask.h2857 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h2622 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h2849 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h3930 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h4047 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h4180 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h4223 #define UVD_MPC_SET_MUXA1__VARA_5__SHIFT … macro