Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUXA0__VARA_2_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h605 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Duvd_3_1_sh_mask.h481 #define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x3f000 macro
H A Duvd_4_2_sh_mask.h485 #define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x3f000 macro
H A Duvd_4_0_sh_mask.h498 #define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x0003f000L macro
H A Duvd_5_0_sh_mask.h517 #define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x3f000 macro
H A Duvd_6_0_sh_mask.h519 #define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x3f000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1112 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_2_5_sh_mask.h2853 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_2_0_0_sh_mask.h2618 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_2_6_0_sh_mask.h2845 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_3_0_0_sh_mask.h3926 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_4_0_5_sh_mask.h4043 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4176 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4219 #define UVD_MPC_SET_MUXA0__VARA_2_MASK … macro