Home
last modified time | relevance | path

Searched refs:UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h392 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT 0x7 macro
H A Duvd_4_2_sh_mask.h396 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT 0x7 macro
H A Duvd_4_0_sh_mask.h361 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT 0x00000007 macro
H A Duvd_5_0_sh_mask.h428 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT 0x7 macro
H A Duvd_6_0_sh_mask.h430 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT 0x7 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_sh_mask.h3387 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h2436 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h982 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h4705 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_5_0_0_sh_mask.h4271 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h4699 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h4858 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h4901 #define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE__SHIFT … macro