Home
last modified time | relevance | path

Searched refs:UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h520 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Duvd_3_1_sh_mask.h347 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x100 macro
H A Duvd_4_2_sh_mask.h351 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x100 macro
H A Duvd_4_0_sh_mask.h346 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x00000100L macro
H A Duvd_5_0_sh_mask.h383 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x100 macro
H A Duvd_6_0_sh_mask.h385 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x100 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1042 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_2_5_sh_mask.h3364 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_2_0_0_sh_mask.h2413 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_2_6_0_sh_mask.h956 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_3_0_0_sh_mask.h4679 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_5_0_0_sh_mask.h4246 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_4_0_5_sh_mask.h4674 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_4_0_0_sh_mask.h4832 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
H A Dvcn_4_0_3_sh_mask.h4875 #define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v7_0.c892 UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK | in uvd_v7_0_sriov_start()
1007 UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK | in uvd_v7_0_start()