Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__REGS_SCLK_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h181 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200 macro
H A Duvd_4_2_sh_mask.h181 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200 macro
H A Duvd_4_0_sh_mask.h182 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x00000200L macro
H A Duvd_5_0_sh_mask.h197 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200 macro
H A Duvd_6_0_sh_mask.h199 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h887 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_2_5_sh_mask.h1956 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1906 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3627 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2686 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_5_0_0_sh_mask.h3406 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_4_0_5_sh_mask.h3716 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_4_0_0_sh_mask.h3850 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro
H A Dvcn_4_0_3_sh_mask.h3885 #define UVD_CGC_STATUS__REGS_SCLK_MASK … macro