Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__RBC_SCLK_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h185 #define UVD_CGC_STATUS__RBC_SCLK_MASK 0x800 macro
H A Duvd_4_2_sh_mask.h185 #define UVD_CGC_STATUS__RBC_SCLK_MASK 0x800 macro
H A Duvd_4_0_sh_mask.h180 #define UVD_CGC_STATUS__RBC_SCLK_MASK 0x00000800L macro
H A Duvd_5_0_sh_mask.h201 #define UVD_CGC_STATUS__RBC_SCLK_MASK 0x800 macro
H A Duvd_6_0_sh_mask.h203 #define UVD_CGC_STATUS__RBC_SCLK_MASK 0x800 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h889 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_2_5_sh_mask.h1958 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1908 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3629 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2688 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_5_0_0_sh_mask.h3408 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_4_0_5_sh_mask.h3718 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_4_0_0_sh_mask.h3852 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro
H A Dvcn_4_0_3_sh_mask.h3887 #define UVD_CGC_STATUS__RBC_SCLK_MASK … macro