Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__MPC_SCLK_MASK (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h201 #define UVD_CGC_STATUS__MPC_SCLK_MASK 0x80000 macro
H A Duvd_4_2_sh_mask.h201 #define UVD_CGC_STATUS__MPC_SCLK_MASK 0x80000 macro
H A Duvd_4_0_sh_mask.h166 #define UVD_CGC_STATUS__MPC_SCLK_MASK 0x00080000L macro
H A Duvd_5_0_sh_mask.h217 #define UVD_CGC_STATUS__MPC_SCLK_MASK 0x80000 macro
H A Duvd_6_0_sh_mask.h219 #define UVD_CGC_STATUS__MPC_SCLK_MASK 0x80000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h897 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_2_5_sh_mask.h1966 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1916 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3637 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2696 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_5_0_0_sh_mask.h3416 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_4_0_5_sh_mask.h3726 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_4_0_0_sh_mask.h3860 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro
H A Dvcn_4_0_3_sh_mask.h3895 #define UVD_CGC_STATUS__MPC_SCLK_MASK … macro