Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__IDCT_VCLK__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h194 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT 0xf macro
H A Duvd_4_2_sh_mask.h194 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT 0xf macro
H A Duvd_4_0_sh_mask.h153 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT 0x0000000f macro
H A Duvd_5_0_sh_mask.h210 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT 0xf macro
H A Duvd_6_0_sh_mask.h212 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT 0xf macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h861 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_2_5_sh_mask.h1931 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_2_0_0_sh_mask.h1881 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_2_6_0_sh_mask.h3602 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_3_0_0_sh_mask.h2661 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_5_0_0_sh_mask.h3380 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_4_0_5_sh_mask.h3690 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_4_0_0_sh_mask.h3824 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro
H A Dvcn_4_0_3_sh_mask.h3859 #define UVD_CGC_STATUS__IDCT_VCLK__SHIFT macro