Home
last modified time | relevance | path

Searched refs:UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h703 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK 0x1000 macro
H A Duvd_4_2_sh_mask.h709 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK 0x1000 macro
H A Duvd_4_0_sh_mask.h126 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK 0x00001000L macro
H A Duvd_5_0_sh_mask.h879 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK 0x1000 macro
H A Duvd_6_0_sh_mask.h869 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK 0x1000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_3_0_0_sh_mask.h4860 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK … macro
H A Dvcn_5_0_0_sh_mask.h6908 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK … macro
H A Dvcn_4_0_5_sh_mask.h7742 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK … macro
H A Dvcn_4_0_0_sh_mask.h7414 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK … macro
H A Dvcn_4_0_3_sh_mask.h10205 #define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK … macro