Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__MPC_MASK (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h406 #define UVD_CGC_GATE__MPC_MASK … macro
H A Duvd_3_1_sh_mask.h141 #define UVD_CGC_GATE__MPC_MASK 0x200 macro
H A Duvd_4_2_sh_mask.h141 #define UVD_CGC_GATE__MPC_MASK 0x200 macro
H A Duvd_4_0_sh_mask.h88 #define UVD_CGC_GATE__MPC_MASK 0x00000200L macro
H A Duvd_5_0_sh_mask.h153 #define UVD_CGC_GATE__MPC_MASK 0x200 macro
H A Duvd_6_0_sh_mask.h155 #define UVD_CGC_GATE__MPC_MASK 0x200 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h834 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_2_5_sh_mask.h1904 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1853 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3575 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2634 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_5_0_0_sh_mask.h69 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_4_0_5_sh_mask.h65 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_4_0_0_sh_mask.h69 #define UVD_CGC_GATE__MPC_MASK … macro
H A Dvcn_4_0_3_sh_mask.h69 #define UVD_CGC_GATE__MPC_MASK … macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c667 | UVD_CGC_GATE__MPC_MASK in vcn_v4_0_5_disable_clock_gating()
H A Dvcn_v2_0.c559 | UVD_CGC_GATE__MPC_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v1_0.c532 | UVD_CGC_GATE__MPC_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_5.c646 | UVD_CGC_GATE__MPC_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c765 | UVD_CGC_GATE__MPC_MASK in vcn_v3_0_disable_clock_gating()