Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__WCB_MODE_MASK (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h461 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Duvd_3_1_sh_mask.h261 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
H A Duvd_4_2_sh_mask.h261 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
H A Duvd_4_0_sh_mask.h76 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L macro
H A Duvd_5_0_sh_mask.h283 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
H A Duvd_6_0_sh_mask.h285 #define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c702 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_5_disable_clock_gating()
787 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v4_0_5_disable_clock_gating_dpg_mode()
845 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_5_enable_clock_gating()
H A Dvcn_v4_0_3.c609 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_3_disable_clock_gating()
683 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v4_0_3_disable_clock_gating_dpg_mode()
736 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_3_enable_clock_gating()
H A Dvcn_v2_0.c592 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v2_0_disable_clock_gating()
668 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
729 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v4_0.c766 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_disable_clock_gating()
851 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v4_0_disable_clock_gating_dpg_mode()
909 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v4_0_enable_clock_gating()
H A Dvcn_v1_0.c564 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v1_0_disable_clock_gating()
664 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v1_0_enable_clock_gating()
722 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Duvd_v5_0.c713 UVD_CGC_CTRL__WCB_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
H A Dvcn_v2_5.c682 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v2_5_disable_clock_gating()
759 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
821 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v3_0.c801 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v3_0_disable_clock_gating()
900 UVD_CGC_CTRL__WCB_MODE_MASK | in vcn_v3_0_clock_gating_dpg_mode()
959 | UVD_CGC_CTRL__WCB_MODE_MASK in vcn_v3_0_enable_clock_gating()
H A Duvd_v6_0.c1370 UVD_CGC_CTRL__WCB_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
H A Duvd_v7_0.c1652 UVD_CGC_CTRL__WCB_MODE_MASK |
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h954 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_2_5_sh_mask.h2022 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_2_0_0_sh_mask.h1973 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_2_6_0_sh_mask.h3693 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_3_0_0_sh_mask.h2752 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_5_0_0_sh_mask.h130 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_4_0_5_sh_mask.h126 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_4_0_0_sh_mask.h130 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro
H A Dvcn_4_0_3_sh_mask.h130 #define UVD_CGC_CTRL__WCB_MODE_MASK … macro