Home
last modified time | relevance | path

Searched refs:UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK (Results 1 – 17 of 17) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_sh_mask.h2779 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK 0x8000 macro
H A Ddce_10_0_sh_mask.h2795 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK 0x8000 macro
H A Ddce_11_2_sh_mask.h3019 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK 0x8000 macro
H A Ddce_12_0_sh_mask.h9122 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h39870 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_0_1_sh_mask.h35879 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_2_1_sh_mask.h39839 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_2_1_0_sh_mask.h43165 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_1_2_sh_mask.h44565 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_1_5_sh_mask.h42666 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_1_6_sh_mask.h45623 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_0_2_sh_mask.h42491 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_2_0_0_sh_mask.h48644 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddcn_3_0_0_sh_mask.h49076 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_4_2_0_sh_mask.h3581 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddpcs_4_2_2_sh_mask.h3702 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro
H A Ddpcs_4_2_3_sh_mask.h3732 #define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK macro