Searched refs:TEGRA234_CLK_PLLP_OUT0 (Results 1 – 2 of 2) sorted by relevance
205 #define TEGRA234_CLK_PLLP_OUT0 102U macro
56 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;