Home
last modified time | relevance | path

Searched refs:TCC_CTRL__CACHE_SIZE_MASK (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10642 #define TCC_CTRL__CACHE_SIZE_MASK 0x00000003L macro
H A Dgfx_7_2_sh_mask.h13599 #define TCC_CTRL__CACHE_SIZE_MASK 0x3 macro
H A Dgfx_8_1_sh_mask.h16097 #define TCC_CTRL__CACHE_SIZE_MASK 0x3 macro
H A Dgfx_8_0_sh_mask.h15527 #define TCC_CTRL__CACHE_SIZE_MASK 0x3 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h9109 #define TCC_CTRL__CACHE_SIZE_MASK … macro
H A Dgc_9_1_sh_mask.h10610 #define TCC_CTRL__CACHE_SIZE_MASK … macro
H A Dgc_9_2_1_sh_mask.h10440 #define TCC_CTRL__CACHE_SIZE_MASK … macro
H A Dgc_9_4_3_sh_mask.h11943 #define TCC_CTRL__CACHE_SIZE_MASK … macro
H A Dgc_9_4_2_sh_mask.h27837 #define TCC_CTRL__CACHE_SIZE_MASK … macro