Home
last modified time | relevance | path

Searched refs:SW_RST (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/thermal/qcom/
H A Dtsens-8960.c25 #define SW_RST BIT(1) macro
86 ret = regmap_update_bits(map, CNTL_ADDR, SW_RST, SW_RST); in resume_8960()
136 ret = regmap_write(priv->tm_map, CNTL_ADDR, reg | SW_RST); in enable_8960()
/linux/drivers/clk/imx/
H A Dclk-composite-7ulp.c26 #define SW_RST BIT(28) macro
45 val |= SW_RST; in pcc_gate_enable()
/linux/drivers/net/ethernet/moxa/
H A Dmoxart_ether.h185 #define SW_RST BIT(2) /* software reset, last 64 AHB clocks */ macro
H A Dmoxart_ether.c93 writel(SW_RST, priv->base + REG_MAC_CTRL); in moxart_mac_reset()
94 while (readl(priv->base + REG_MAC_CTRL) & SW_RST) in moxart_mac_reset()
/linux/drivers/net/dsa/b53/
H A Db53_regs.h150 #define SW_RST BIT(7) macro
H A Db53_common.c845 reg |= SW_RST | EN_SW_RST | EN_CH_RST; in b53_switch_reset()
850 if (!(reg & SW_RST)) in b53_switch_reset()
/linux/drivers/spi/
H A Dspi-mtk-snfi.c189 #define SW_RST BIT(28) macro
418 nfi_rmw32(snf, SNF_MISC_CTL, 0, SW_RST); in mtk_snand_mac_reset()