Home
last modified time | relevance | path

Searched refs:ST1 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/net/wan/
H A Dc101.c122 u8 stat = sca_in(MSCI0_OFFSET + ST1, port); /* read MSCI ST1 status */ in sca_msci_intr()
125 sca_out(stat & (ST1_UDRN | ST1_CDCD), MSCI0_OFFSET + ST1, port); in sca_msci_intr()
133 stat = sca_in(MSCI1_OFFSET + ST1, port); /* read MSCI1 ST1 status */ in sca_msci_intr()
135 sca_out(stat & ST1_CDCD, MSCI1_OFFSET + ST1, port); in sca_msci_intr()
221 sca_in(MSCI1_OFFSET + ST1, port), in c101_siocdevprivate()
H A Dhd64570.h51 #define ST1 0x03 /* Status 1 */ macro
H A Dhd64572.c186 if (sca_in(msci + ST1, card) & ST1_CDCD) { in sca_msci_intr()
188 sca_out(ST1_CDCD, msci + ST1, card); in sca_msci_intr()
551 sca_in(get_msci(port) + ST1, card), in sca_dump_rings()
H A Dhd64570.c221 u8 stat = sca_in(msci + ST1, card); /* read MSCI ST1 status */ in sca_msci_intr()
224 sca_out(stat & (ST1_UDRN | ST1_CDCD), msci + ST1, card); in sca_msci_intr()
610 sca_in(get_msci(port) + ST1, card), in sca_dump_rings()
H A Dhd64572.h72 #define ST1 0x119 /* Status reg 1 */ macro
/linux/arch/arm/boot/dts/intel/socfpga/
H A Dsocfpga_arria10_mercury_aa1_st1_qspi.dts13 model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_cyclone5_mercury_sa1_st1_emmc.dts13 model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_cyclone5_mercury_sa1_st1_sdmmc.dts13 model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_arria10_mercury_aa1_st1_sdmmc.dts13 model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_arria10_mercury_aa1_st1_emmc.dts13 model = "Enclustra Mercury+ AA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_cyclone5_mercury_sa1_st1_qspi.dts13 model = "Enclustra Mercury SA1 on Mercury+ ST1 Base Board";
H A Dsocfpga_cyclone5_mercury_sa2_st1_sdmmc.dts13 model = "Enclustra Mercury+ SA2 on Mercury+ ST1 Base Board";
H A Dsocfpga_cyclone5_mercury_sa2_st1_qspi.dts13 model = "Enclustra Mercury+ SA2 on Mercury+ ST1 Base Board";